 |
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
| Datasheet File OCR Text: |
| D at a Sh e e t , D S 1 , Ja n . 2 00 3 ISAC-SX ISDN Subscriber Access Controller PEB 3086, V 1.4 Wired Communications Never stop thinking. ABM(R), ACE(R), AOP(R), ARCOFI(R), ASM(R), ASP(R), DigiTape(R), DuSLIC(R), EPIC(R), ELIC(R), FALC(R), GEMINAX(R), IDEC(R), INCA(R), IOM(R), IPAT(R)-2, ISAC(R), ITAC(R), IWE(R), IWORX(R), MUSAC(R), MuSLIC(R), OCTAT(R), OptiPort(R), POTSWIRE(R), QUAT(R), QuadFALC(R), SCOUT(R), SICAT(R), SICOFI(R), SIDEC(R), SLICOFI(R), SMINT(R), SOCRATES(R), VINETIC(R), 10BaseV(R), 10BaseVX(R) are registered trademarks of Infineon Technologies AG. 10BaseSTM, EasyPortTM, VDSLiteTM are trademarks of Infineon Technologies AG. Microsoft(R) is a registered trademark of Microsoft Corporation. Linux(R) is a registered trademark of Linus Torvalds. The information in this document is subject to change without notice. Edition 2003-01-30 Published by Infineon Technologies AG, St.-Martin-Strasse 53, 81669 Munchen, Germany (c) Infineon Technologies AG 2003. All Rights Reserved. Attention please! The information herein is given to describe certain components and shall not be considered as warranted characteristics. Terms of delivery and rights to technical change reserved. We hereby disclaim any and all warranties, including but not limited to warranties of non-infringement, regarding circuits, descriptions and charts stated herein. Infineon Technologies is an approved CECC manufacturer. Information For further information on technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies Office in Germany or our Infineon Technologies Representatives worldwide (www.infineon.com). Warnings Due to technical requirements components may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies Office. Infineon Technologies Components may only be used in life-support devices or systems with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support device or system, or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body, or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered. Data Sheet Revision History: Previous Version: Page Chapter 3.3.7.2 Chapter 3.3.11 Chapter 3.7.1.1 Chapter 3.7.5.1 Chapter 5.6 Chapter 5.7.2 Chapter 5.10 Chapter 5.11 Chapter 5.12 Chapter 5.13 2003-01-30 Data Sheet, DS1, V1.3, 2000-08-03 DS1 Subjects (major changes since last revision) S- Transceiver Synchronization New Test Functions extended CDA Handler Description extended TIC Bus Access Control: Note added IOM-2 Interface Timing: Explanation added Parallel Microcontroller Interface Timing: Explanation added S-Transceiver Recommended Transformer Specification: Changed Line Overload Protection added EMC/ESD added Chapter 1 Comparison ISAC-S/ISAC-SX ISAC-SX PEB 3086 Table of Contents 1 1.1 1.2 1.3 2 3 3.1 3.2 3.2.1 3.2.1.1 3.2.2 3.2.3 3.2.4 3.2.5 3.2.6 3.3 3.3.1 3.3.2 3.3.3 3.3.4 3.3.5 3.3.6 3.3.7 3.3.7.1 3.3.7.2 3.3.8 3.3.9 3.3.10 3.3.11 3.4 3.4.1 3.4.2 3.4.3 3.5 3.5.1 3.5.1.1 3.5.1.2 3.5.1.3 3.5.1.4 3.5.2 3.5.2.1 Page 13 17 19 20 Overview . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Logic Symbol . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Typical Applications . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Pin Configuration . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21 Description of Functional Blocks . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . General Functions and Device Architecture . . . . . . . . . . . . . . . . . . . . . . . Microcontroller Interfaces . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Serial Control Interface (SCI) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Programming Sequences . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Parallel Microcontroller Interface . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Interrupt Structure . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Reset Generation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Timer Modes . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Activation Indication via Pin ACL . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . S/T-Interface . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . S/T-Interface Coding . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . S/T-Interface Multiframing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Multiframe Synchronization (M-Bit) . . . . . . . . . . . . . . . . . . . . . . . . . . . . Data Transfer and Delay between IOM-2 and S/T . . . . . . . . . . . . . . . . Transmitter Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Receiver Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . S/T Interface Circuitry . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . External Protection Circuitry . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . S-Transceiver Synchronization . . . . . . . . . . . . . . . . . . . . . . . . . . . . . S/T Interface Delay Compensation (TE/LT-T mode) . . . . . . . . . . . . . . . Level Detection Power Down . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Transceiver Enable/Disable . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Test Functions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Clock Generation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Description of the Receive PLL (DPLL) . . . . . . . . . . . . . . . . . . . . . . . . . Jitter . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Oscillator Clock Output C768 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Control of Layer-1 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . State Machine TE and LT-T Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . State Transition Diagram (TE, LT-T) . . . . . . . . . . . . . . . . . . . . . . . . . States (TE, LT-T) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . C/I Codes (TE, LT-T) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Infos on S/T (TE, LT-T) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . State Machine LT-S Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . State Transition Diagram (LT-S) . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4 30 30 32 33 34 37 39 41 43 45 46 48 50 52 55 58 59 60 60 62 63 63 64 64 66 69 69 70 71 73 73 75 77 79 80 80 Data Sheet 2003-01-30 ISAC-SX PEB 3086 Table of Contents 3.5.2.2 3.5.2.3 3.5.2.4 3.5.3 3.5.3.1 3.5.3.2 3.5.3.3 3.5.4 3.6 3.6.1 3.6.2 3.6.3 3.7 3.7.1 3.7.1.1 3.7.2 3.7.2.1 3.7.2.2 3.7.3 3.7.3.1 3.7.3.2 3.7.3.3 3.7.3.4 3.7.3.5 3.7.3.6 3.7.4 3.7.5 3.7.5.1 3.7.5.2 3.7.5.3 3.7.5.4 3.7.6 3.8 3.8.1 3.8.2 3.8.3 3.8.3.1 3.8.3.2 3.8.4 3.8.4.1 3.8.4.2 3.8.5 Page States (LT-S) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 81 C/I Codes (LT-S) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 82 Infos on S/T (LT-S) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 83 State Machine NT Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 84 State Transition Diagram (NT) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 84 States (NT) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 85 C/I Codes (NT) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 86 Command/ Indicate Channel Codes (C/I0) - Overview . . . . . . . . . . . . . 88 Control Procedures . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 89 Example of Activation/Deactivation . . . . . . . . . . . . . . . . . . . . . . . . . . . . 89 Activation initiated by the Terminal . . . . . . . . . . . . . . . . . . . . . . . . . . . . 90 Activation initiated by the Network Termination NT . . . . . . . . . . . . . . . . 91 IOM-2 Interface . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 92 IOM-2 Handler . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 95 Controller Data Access (CDA) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 97 Serial Data Strobe Signal and Strobed Data Clock . . . . . . . . . . . . . . 107 Serial Data Strobe Signal . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 107 Strobed IOM-2 Bit Clock . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 109 IOM-2 Monitor Channel . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 110 Handshake Procedure . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 111 Error Treatment . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 114 MONITOR Channel Programming as a Master Device . . . . . . . . . . 116 MONITOR Channel Programming as a Slave Device . . . . . . . . . . . 117 Monitor Time-Out Procedure . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 118 MONITOR Interrupt Logic . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 119 C/I Channel Handling . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 119 D-Channel Access Control . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 121 TIC Bus D-Channel Access Control . . . . . . . . . . . . . . . . . . . . . . . . 121 S-Bus Priority Mechanism for D-Channel . . . . . . . . . . . . . . . . . . . . 123 S-Bus D-Channel Control in LT-T . . . . . . . . . . . . . . . . . . . . . . . . . . 126 D-Channel Control in the Intelligent NT (TIC- and S-Bus) . . . . . . . . 126 Activation/Deactivation of IOM-2 Interface . . . . . . . . . . . . . . . . . . . . . 130 Auxiliary Interface . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 133 Mode Dependent Functions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 133 Message Transfer Modes . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 136 Data Reception . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 137 Structure and Control of the Receive FIFO . . . . . . . . . . . . . . . . . . . 137 Receive Frame Structure . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 144 Data Transmission . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 146 Structure and Control of the Transmit FIFO . . . . . . . . . . . . . . . . . . 146 Transmit Frame Structure . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 151 Access to IOM-2 Channels . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 151 5 2003-01-30 Data Sheet ISAC-SX PEB 3086 Table of Contents 3.8.6 3.8.7 3.9 4 4.1 4.1.1 4.1.2 4.1.3 4.1.4 4.1.5 4.1.6 4.1.7 4.1.8 4.1.9 4.1.10 4.1.11 4.1.12 4.1.13 4.1.14 4.1.15 4.1.16 4.1.17 4.1.18 4.1.19 4.1.20 4.1.21 4.2 4.2.1 4.2.2 4.2.3 4.2.4 4.2.5 4.2.6 4.2.7 4.2.8 4.2.9 4.2.10 4.2.11 4.2.12 4.2.13 4.2.14 4.3 Page Extended Transparent Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 151 HDLC Controller Interrupts . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 153 Test Functions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 154 Detailed Register Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . D-channel HDLC Control and C/I Registers . . . . . . . . . . . . . . . . . . . . . . RFIFOD - Receive FIFO D-Channel . . . . . . . . . . . . . . . . . . . . . . . . . XFIFOD - Transmit FIFO D-Channel . . . . . . . . . . . . . . . . . . . . . . . . . ISTAD - Interrupt Status Register D-Channel . . . . . . . . . . . . . . . . . . . MASKD - Mask Register D-Channel . . . . . . . . . . . . . . . . . . . . . . . . . . STARD - Status Register D-Channel . . . . . . . . . . . . . . . . . . . . . . . . . CMDRD - Command Register D-Channel . . . . . . . . . . . . . . . . . . . . . MODED - Mode Register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . EXMD1- Extended Mode Register D-Channel 1 . . . . . . . . . . . . . . . . TIMR1 - Timer 1 Register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . SAP1 - SAPI1 Register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . SAP2 - SAPI2 Register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . RBCLD - Receive Frame Byte Count Low D-Channel . . . . . . . . . . . . RBCHD - Receive Frame Byte Count High D-Channel . . . . . . . . . . . TEI1 - TEI1 Register 1 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . TEI2 - TEI2 Register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . RSTAD - Receive Status Register D-Channel . . . . . . . . . . . . . . . . . . TMD -Test Mode Register D-Channel . . . . . . . . . . . . . . . . . . . . . . . . CIR0 - Command/Indication Receive 0 . . . . . . . . . . . . . . . . . . . . . . . CIX0 - Command/Indication Transmit 0 . . . . . . . . . . . . . . . . . . . . . . . CIR1 - Command/Indication Receive 1 . . . . . . . . . . . . . . . . . . . . . . . CIX1 - Command/Indication Transmit 1 . . . . . . . . . . . . . . . . . . . . . . . Transceiver Registers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . TR_CONF0 - Transceiver Configuration Register 0 . . . . . . . . . . . . . . TR_CONF1 - Transceiver Configuration Register 1 . . . . . . . . . . . . . . TR_CONF2 - Transmitter Configuration Register 2 . . . . . . . . . . . . . . TR_STA - Transceiver Status Register . . . . . . . . . . . . . . . . . . . . . . . TR_CMD - Transceiver Command Register . . . . . . . . . . . . . . . . . . . . SQRR1 - S/Q-Channel Receive Register 1 . . . . . . . . . . . . . . . . . . . . SQXR1- S/Q-Channel TX Register 1 . . . . . . . . . . . . . . . . . . . . . . . . . SQRR2 - S/Q-Channel Receive Register 2 . . . . . . . . . . . . . . . . . . . . . SQXR2 - S/Q-Channel TX Register 2 . . . . . . . . . . . . . . . . . . . . . . . . . SQRR3 - S/Q-Channel Receive Register 3 . . . . . . . . . . . . . . . . . . . . SQXR3 - S/Q-Channel TX Register 3 . . . . . . . . . . . . . . . . . . . . . . . . . ISTATR - Interrupt Status Register Transceiver . . . . . . . . . . . . . . . . . MASKTR - Mask Transceiver Interrupt . . . . . . . . . . . . . . . . . . . . . . . . TR_MODE - Transceiver Mode Register 1 . . . . . . . . . . . . . . . . . . . . . Auxiliary Interface Registers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6 156 164 164 164 165 166 167 167 168 170 172 172 173 173 173 174 174 175 177 177 178 179 179 180 180 181 181 183 184 185 186 186 186 187 187 187 188 188 190 Data Sheet 2003-01-30 ISAC-SX PEB 3086 Table of Contents 4.3.1 4.3.2 4.3.3 4.3.4 4.3.5 4.4 4.4.1 4.4.2 4.4.3 4.4.4 4.4.5 4.4.6 4.4.7 4.4.8 4.4.9 4.4.10 4.4.11 4.4.12 4.4.13 4.4.14 4.4.15 4.4.16 4.4.17 4.4.18 4.4.19 4.4.20 4.5 4.5.1 4.5.2 4.5.3 4.5.4 4.5.5 4.5.6 4.5.7 4.5.8 4.5.9 4.6 4.6.1 4.6.2 4.6.3 4.6.4 Page 190 190 192 192 193 194 194 195 196 197 198 199 201 202 203 205 206 206 207 207 208 208 208 209 210 210 211 211 212 212 213 213 215 216 216 217 218 218 219 219 220 ACFG1 - Auxiliary Configuration Register 1 . . . . . . . . . . . . . . . . . . . . ACFG2 - Auxiliary Configuration Register 2 . . . . . . . . . . . . . . . . . . . . AOE - Auxiliary Output Enable Register . . . . . . . . . . . . . . . . . . . . . . . ARX - Auxiliary Interface Receive Register . . . . . . . . . . . . . . . . . . . . ATX - Auxiliary Interface Transmit Register . . . . . . . . . . . . . . . . . . . . IOM-2 and MONITOR Handler . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . CDAxy - Controller Data Access Register xy . . . . . . . . . . . . . . . . . . . XXX_TSDPxy - Time Slot and Data Port Selection for CHxy . . . . . . . CDAx_CR - Control Register Controller Data Access CH1x . . . . . . . TR_CR - Control Register Transceiver Data (IOM_CR.CI_CS=0) . . . BCH_CR - Control Register B-Channel Controller Data . . . . . . . . . . . DCI_CR - Control Register for D and CI1 Handler (IOM_CR.CI_CS=0) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . MON_CR - Control Register Monitor Data . . . . . . . . . . . . . . . . . . . . . SDSx_CR - Control Register Serial Data Strobe x . . . . . . . . . . . . . . . IOM_CR - Control Register IOM Data . . . . . . . . . . . . . . . . . . . . . . . . STI - Synchronous Transfer Interrupt . . . . . . . . . . . . . . . . . . . . . . . . . ASTI - Acknowledge Synchronous Transfer Interrupt . . . . . . . . . . . . MSTI - Mask Synchronous Transfer Interrupt . . . . . . . . . . . . . . . . . . . SDS_CONF - Configuration Register for Serial Data Strobes . . . . . . MCDA - Monitoring CDA Bits . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . MOR - MONITOR Receive Channel . . . . . . . . . . . . . . . . . . . . . . . . . . MOX - MONITOR Transmit Channel . . . . . . . . . . . . . . . . . . . . . . . . . MOSR - MONITOR Interrupt Status Register . . . . . . . . . . . . . . . . . . . MOCR - MONITOR Control Register . . . . . . . . . . . . . . . . . . . . . . . . . MSTA - MONITOR Status Register . . . . . . . . . . . . . . . . . . . . . . . . . . MCONF - MONITOR Configuration Register . . . . . . . . . . . . . . . . . . . Interrupt and General Configuration . . . . . . . . . . . . . . . . . . . . . . . . . . . . ISTA - Interrupt Status Register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . MASK - Mask Register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . AUXI - Auxiliary Interrupt Status Register . . . . . . . . . . . . . . . . . . . . . . AUXM - Auxiliary Mask Register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . MODE1 - Mode1 Register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . MODE2 - Mode2 Register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ID - Identification Register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . SRES - Software Reset Register . . . . . . . . . . . . . . . . . . . . . . . . . . . . TIMR2 - Timer 2 Register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . B-Channel Registers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ISTAB - Interrupt Status Register B-Channel . . . . . . . . . . . . . . . . . . . MASKB - Mask Register B-Channel . . . . . . . . . . . . . . . . . . . . . . . . . . STARB - Status Register B-Channel . . . . . . . . . . . . . . . . . . . . . . . . . CMDRB - Command Register B-channel . . . . . . . . . . . . . . . . . . . . . . 7 Data Sheet 2003-01-30 ISAC-SX PEB 3086 Table of Contents 4.6.5 4.6.6 4.6.7 4.6.8 4.6.9 4.6.10 4.6.11 4.6.12 4.6.13 4.6.14 4.6.15 4.6.16 5 5.1 5.2 5.3 5.4 5.5 5.6 5.7 5.7.1 5.7.2 5.8 5.9 5.10 5.11 5.12 5.13 6 7 Page 221 222 223 223 224 224 225 225 226 227 228 228 229 229 230 231 232 233 234 237 237 238 242 243 244 245 246 247 MODEB - Mode Register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . EXMB - Extended Mode Register B-Channel . . . . . . . . . . . . . . . . . . . RAH1 - RAH1 Register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . RAH2 - RAH2 Register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . RBCLB - Receive Frame Byte Count Low B-Channel . . . . . . . . . . . . RBCHB - Receive Frame Byte Count High B-Channel . . . . . . . . . . . RAL1 - RAL1 Register 1 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . RAL2 - RAL2 Register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . RSTAB - Receive Status Register B-Channel . . . . . . . . . . . . . . . . . . TMB -Test Mode Register B-Channel . . . . . . . . . . . . . . . . . . . . . . . . . RFIFOB - Receive FIFO B-Channel . . . . . . . . . . . . . . . . . . . . . . . . . XFIFOB - Transmit FIFO B-Channel . . . . . . . . . . . . . . . . . . . . . . . . . Electrical Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Absolute Maximum Ratings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . DC Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Capacitances . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Oscillator Specification . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . AC Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . IOM-2 Interface Timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Microcontroller Interface Timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Serial Control Interface (SCI) Timing . . . . . . . . . . . . . . . . . . . . . . . . . . Parallel Microcontroller Interface Timing . . . . . . . . . . . . . . . . . . . . . . . Multiframe Synchronisation Timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Reset . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . S-Transceiver . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Recommended Transformer Specification . . . . . . . . . . . . . . . . . . . . . . . Line Overload Protection . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . EMC / ESD Aspects . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Package Outlines . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 248 Appendix . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 250 Data Sheet 8 2003-01-30 ISAC-SX PEB 3086 List of Figures Figure 1 Figure 2 Figure 3 Figure 4 Figure 5 Figure 6 Figure 7 Figure 8 Figure 9 Figure 10 Figure 11 Figure 12 Figure 13 Figure 14 Figure 15 Figure 16 Figure 17 Figure 18 Figure 19 Figure 20 Figure 21 Figure 22 Figure 23 Figure 24 Figure 25 Figure 26 Figure 27 Figure 28 Figure 29 Figure 30 Figure 31 Figure 32 Figure 33 Figure 34 Figure 35 Figure 36 Figure 37 Figure 38 Figure 39 Data Sheet Page 19 20 21 31 33 34 38 39 41 43 44 44 45 45 47 48 49 52 53 53 54 55 56 57 57 58 59 60 61 62 63 64 65 66 69 70 71 72 74 Logic Symbol of the ISAC-SX . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Applications of the ISAC-SX . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Pin Configuration of the ISAC-SX . . . . . . . . . . . . . . . . . . . . . . . . . . . . Functional Block Diagram of the ISAC-SX. . . . . . . . . . . . . . . . . . . . . . Serial Control Interface Timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Serial Control Interface Timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Direct/Indirect Register Address Mode . . . . . . . . . . . . . . . . . . . . . . . . Interrupt Status and Mask Registers . . . . . . . . . . . . . . . . . . . . . . . . . . Reset Generation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Timer Interrupt Status Registers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Timer 1 Register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Timer 2 Register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ACL Indication of Activated Layer 1 . . . . . . . . . . . . . . . . . . . . . . . . . . . ACL Configuration . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Wiring Configurations in User Premises . . . . . . . . . . . . . . . . . . . . . . . S/T -Interface Line Code . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Frame Structure at Reference Points S and T (ITU I.430). . . . . . . . . . Multiframe Synchronization Using the M-Bit . . . . . . . . . . . . . . . . . . . . Sampling Time in LT-S / NT mode (M-Bit input) . . . . . . . . . . . . . . . . . Frame Relationship in LT-S / NT mode (M-Bit input) . . . . . . . . . . . . . . Frame Relationship in TE / LT-T mode (M-Bit output) . . . . . . . . . . . . . Data Delay between IOM-2 and S/T Interface (TE mode only) . . . . . . Data Delay between IOM-2 and S/T Interface with S/G Bit Evaluation (TE mode only) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Data Delay between IOM-2 and S/T Interface with 8 IOM Channels (LT-S/NT mode only) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Data Delay between IOM-2 and S/T Interface with 3 IOM Channels and Maximum Receive Delay(LT-S/NT mode only). . . . . . . . . . . . . . . Equivalent Internal Circuit of the Transmitter Stage . . . . . . . . . . . . . . Equivalent Internal Circuit of the Receiver Stage . . . . . . . . . . . . . . . . Connection of Line Transformers and Power Supply to the ISAC-SX . External Circuitry for Transmitter . . . . . . . . . . . . . . . . . . . . . . . . . . . . . External Circuitry for Symmetrical Receivers. . . . . . . . . . . . . . . . . . . . External Circuitry for Symmetrical Receivers. . . . . . . . . . . . . . . . . . . . Disabling of S/T Transmitter . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . External Loop at the S/T-Interface . . . . . . . . . . . . . . . . . . . . . . . . . . . . Clock System of the ISAC-SX . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Phase Relationships of ISAC-SX Clock Signals . . . . . . . . . . . . . . . . . Buffered Oscillator Clock Output . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Layer-1 Control . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . State Diagram Notation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . State Transition Diagram (TE, LT-T) . . . . . . . . . . . . . . . . . . . . . . . . . . 9 2003-01-30 ISAC-SX PEB 3086 List of Figures Figure 40 Figure 41 Figure 42 Figure 43 Figure 44 Figure 45 Figure 46 Figure 47 Figure 48 Figure 49 Figure 50 Figure 51 Figure 52 Figure 53 Figure 54 Figure 55 Figure 56 Figure 57 Figure 58 Figure 59 Figure 60 Figure 61 Figure 62 Figure 63 Figure 64 Figure 65 Figure 66 Figure 67 Figure 68 Figure 69 Figure 70 Figure 71 Figure 72 Figure 73 Figure 74 Figure 75 Figure 76 Figure 77 Data Sheet Page State Transition Diagram of Unconditional Transitions (TE, LT-T) . . . 75 State Transition Diagram (LT-S) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 80 State Transition Diagram (NT) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 84 Example of Activation/Deactivation Initiated by the Terminal . . . . . . . 89 Example of Activation/Deactivation initiated by the Terminal (TE). Activation/Deactivation completely under Software Control . . . . . . . . 90 Example of Activation/Deactivation initiated by the Network Termination (NT). Activation/Deactivation completely under Software Control . . . . 91 IOMO-2 Frame Structure in Terminal Mode . . . . . . . . . . . . . . . . . . . . 93 Multiplexed Frame Structure of the IOM-2 Interface in Non-TE Timing Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 94 Architecture of the IOM Handler (Example Configuration). . . . . . . . . . 96 Data Access via CDAx1 and CDAx2 register pairs . . . . . . . . . . . . . . . 98 Examples for Data Access via CDAxy Registers . . . . . . . . . . . . . . . . . 99 Data Access when Looping TSa from DU to DD . . . . . . . . . . . . . . . . 100 Data Access when Shifting TSa to TSb on DU (DD) . . . . . . . . . . . . . 101 Example for Monitoring Data . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 102 Interrupt Structure of the Synchronous Data Transfer . . . . . . . . . . . . 104 Examples for the Synchronous Transfer Interrupt Control with one enabled STIxy . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 105 Data Strobe Signal . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 108 Strobed IOM-2 Bit Clock. Register SDS_CONF Programmed to 01H 109 Examples of MONITOR Channel Applications in IOM -2 TE Mode . . 110 MONITOR Channel Protocol (IOM-2) . . . . . . . . . . . . . . . . . . . . . . . . 112 Monitor Channel, Transmission Abort requested by the Receiver. . . 115 Monitor Channel, Transmission Abort requested by the Transmitter. 115 Monitor Channel, Normal End of Transmission . . . . . . . . . . . . . . . . . 116 MONITOR Interrupt Structure . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 119 CIC Interrupt Structure . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 121 Applications of TIC Bus in IOM-2 Bus Configuration . . . . . . . . . . . . . 122 Structure of Last Octet of Ch2 on DU . . . . . . . . . . . . . . . . . . . . . . . . 123 Structure of Last Octet of Ch2 on DD . . . . . . . . . . . . . . . . . . . . . . . . 124 D-Channel Access Control on the S-Interface . . . . . . . . . . . . . . . . . . 125 Data Flow for Collision Resolution Procedure in Intelligent NT . . . . . 129 Deactivation of the IOM-2 Interface . . . . . . . . . . . . . . . . . . . . . . . . . . 130 Activation of the IOM-2 interface . . . . . . . . . . . . . . . . . . . . . . . . . . . . 131 RFIFO Operation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 140 Data Reception Procedures . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 142 Reception Sequence Example. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 143 Receive Data Flow . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 144 Data Transmission Procedure . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 149 Transmission Sequence Example . . . . . . . . . . . . . . . . . . . . . . . . . . . 150 10 2003-01-30 ISAC-SX PEB 3086 List of Figures Figure 78 Figure 79 Figure 80 Figure 81 Figure 82 Figure 83 Figure 84 Figure 85 Figure 86 Figure 87 Figure 88 Figure 89 Figure 90 Figure 91 Figure 92 Figure 93 Figure 94 Figure 95 Figure 96 Figure 97 Figure 98 Page 151 153 154 156 232 233 234 235 236 237 238 238 239 239 240 240 241 242 243 246 247 Transmit Data Flow . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Interrupt Status Registers of the HDLC Controllers . . . . . . . . . . . . . . Layer 2 Test Loops . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Register Mapping of the ISAC-SX . . . . . . . . . . . . . . . . . . . . . . . . . . . Oscillator Circuits . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Input/Output Waveform for AC Tests . . . . . . . . . . . . . . . . . . . . . . . . . IOM-2 Timing (TE mode) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . IOM-2 Timing (LT-S, LT-T, NT mode) . . . . . . . . . . . . . . . . . . . . . . . . Definition of Clock Period and Width . . . . . . . . . . . . . . . . . . . . . . . . . SCI Interface . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Microprocessor Read Cycle . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Microprocessor Write Cycle . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Multiplexed Address Timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Non-Multiplexed Address Timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . Microprocessor Read Timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Microprocessor Write Cycle . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Non-Multiplexed Address Timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . Sampling Time in LT-S/NT Mode (M-Bit Input) . . . . . . . . . . . . . . . . . Reset Signal RES . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Maximum Line Input Current . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Transformer Circuitry . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Data Sheet 11 2003-01-30 ISAC-SX PEB 3086 List of Tables Table 1 Table 2 Table 3 Table 4 Table 5 Table 6 Table 7 Table 8 Table 9 Table 10 Table 11 Table 12 Table 13 Table 14 Table 15 Table 16 Table 17 Table 18 Table 19 Table 20 Page Comparison of the ISAC-SX with the Previous Version ISAC-S . . . . . 14 ISAC-SX Pin Definitions and Functions . . . . . . . . . . . . . . . . . . . . . . . . 22 Host Interface Selection . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 32 Header Byte Code . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 34 Bus Operation Modes . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 37 Reset Source Selection . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 42 ISAC-SX Timers. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 43 S/Q-Bit Position Identification and Multiframe Structure . . . . . . . . . . . 50 Clock Modes . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 67 Examples for Synchronous Transfer Interrupts . . . . . . . . . . . . . . . . . 104 CDA Register Combinations with Correct Read/Write Access . . . . . 106 Transmit Direction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 111 Receive Direction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 111 ISAC-SX Configuration Settings in Intelligent NT Applications . . . . . 127 AUX Pin Functions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 133 IOM-2 Channel Selection . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 134 HDLC Controller Address Range . . . . . . . . . . . . . . . . . . . . . . . . . . . . 135 Receive Byte Count with RBC11...0 in the RBCHx/RBCLx Registers 139 Receive Information at RME Interrupt . . . . . . . . . . . . . . . . . . . . . . . . 145 XPR Interrupt (availability of XFIFOx) after XTF, XME Commands. . 147 Data Sheet 12 2003-01-30 ISAC-SX PEB 3086 Overview 1 Overview The ISDN Subscriber Access Controller ISAC-SX integrates a D-channel HDLC controller and a four wire S/T interface used to link voice/data terminals to the ISDN. It is based on the ISAC-S PEB 2086, and provides enhanced features and functionality. It includes the S-transceiver (Layer 1), an HDLC controller for the D-channel and one B-channel protocol controller (HDLC or transparent) with reduced features dedicated for firmware download via the B-channel. The system integration is simplified by several configurations of the parallel microcontroller interface selected via pin strapping. They include multiplexed and demultiplexed interface selection as well as the optional indirect register access mechanism which reduces the number of necessary registers in the address space to 2 locations. The ISAC-SX also provides a serial control interface (SCI). The FIFO size of the cyclic D-channel buffer is 64 bytes per direction with programmable block size (threshold). Besides TE mode the S-transceiver supports other terminal relevant operation modes like line termination subscriber side (LT-S), line termination trunk side (LT-T) and NT applications (NT, Intelligent NT mode). An auxiliary I/O port has been added with interrupt capabilities on two input lines. These programmable I/O lines may be used to connect peripheral components to the ISAC-SX which need software control or have to forward status information to the host. Three programmable LED outputs can be used to indicate certain status information, one of them is capable to indicate the activation status of the S-interface automatically. The ISAC-SX is produced in advanced CMOS technology. Data Sheet 13 2003-01-30 ISAC-SX PEB 3086 Overview Table 1 Comparison of the ISAC-SX with the Previous Version ISAC-S ISAC-SX PEB 3086 Operating modes Supply voltage Technology Package Transceiver Transformer ratio for the transmitter receiver Test Functions 3.3 V 5% CMOS P-MQFP-64 / P-TQFP-64 ISAC-S PEB 2086 5 V 5% CMOS P-MQFP-64 / P-LCC-44 TE, LT-T, LT-S, NT, Int. NT TE, LT-T, LT-S, NT 1:1 1:1 2:1 2:1 - Dig. loop via Layer 2 (TLP) - Dig. loop via Layer 2(TLP) - Layer 1 disable (DIS_TR) - Layer 1 disable (DIS_TR) - Analog loop (LP_A- bit - Analog loop (ARL) EXLP- bit, ARL) Serial interface (SCI) 8-bit parallel interface: Motorola Mux Siemens/Intel Mux Siemens/Intel Non-Mux direct/ indirect Addressing Not provided 8-bit parallel interface: Motorola Mux Siemens/Intel Mux Siemens/Intel Non-Mux Address/data 7.68 MHz Not provided Microcontroller Interface Command structure of the register access (SCI) Crystal Buffered 7.68 MHz output Controller data access to IOM-2 timeslots Data control and manipulation Header/address/data 7.68 MHz Provided All timeslots; Restricted access to various possibilities of data B- and IC-channel access Various possibilities of data B- and IC-channel looping control and data manipulation (enable/ disable, shifting, looping, switching) IOM-2 Data Sheet 14 2003-01-30 ISAC-SX PEB 3086 Overview ISAC-SX PEB 3086 IOM-2 Interface ISAC-S PEB 2086 Double clock (DCL), Double clock (DCL), bit clock (BCL), bit clock (BCL), serial data strobe 1 (SDS1) serial data strobe (SDS) serial data strobe 2 (SDS2) Provided (MON0, 1, 2, ..., 7) CI0 (4bit), CI1 (4/6bit) With changes for correspondence with the actual ITU specification Possible Not possible Not provided Provided (MON0 or 1) CI0 (4bit), CI1 (6bit) Monitor channel programming C/I channels Layer 1 state machine Layer 1 state machine in software Support of IDSL (144kBit/s) Provided (HDLC controller access, SDS1/2 signals active) D-channel HDLC support D- and B-channel timeslots; non-auto mode, transparent mode 0-2, extended transparent mode 64 bytes cyclic buffer per direction with programmable FIFO thresholds One B-channel controller D-channel timeslot; auto mode, non-auto mode, transparent mode 1-3 2x32 bytes buffer per direction D-channel FIFO size FW download support HDLC support (B-channel) Not provided D- and B-channel timeslots; Not provided non-auto mode, transparent mode 0-2, extended transparent mode 128 bytes cyclic buffer per direction with programmable FIFO thresholds (8 or 16 bytes) RES input signal RSTO output signal Not provided FIFO size (B-channel) Reset Signals RST input/output signal Data Sheet 15 2003-01-30 ISAC-SX PEB 3086 Overview ISAC-SX PEB 3086 Reset Sources RES Input Watchdog C/I Code Change EAW Pin Software Reset ISAC-S PEB 2086 RST Input Watchdog C/I Code Change EAW Pin Interrupt Output Signals INT Low active INT low active (open drain) by default, reprogrammable to high active (push-pull) 1.536 MHz 512 kHz Pin SCLK Data Sheet 16 2003-01-30 ISAC-SX ISDN Subscriber Access Controller PEB 3086 V 1.4 1.1 Features * Full duplex 2B + D S/T interface transceiver according to ITU-T I.430 * Successor of ISAC-S PEB 2086 in 3.3 V technology * 8-bit parallel microcontroller interface, Motorola and Siemens/Intel bus type P-MQFP-64-1, -2, -3, -8 multiplexed or non-multiplexed, P-MQFP-64-1 direct-/indirect register addressing * Serial control interface (SCI) * Microcontroller access to all IOM-2 timeslots * Various types of protocol support (Non-auto mode, transparent mode, extended transparent mode) * One D-channel HDLC controller with 64 byte FIFOs per direction * One B-channel HDLC controller with reduced functionality (e.g. for firmware upgrades) * IOM-2 interface in TE, LT-T, LT-S and NT mode, P-TQFP-64-1 single/double clocks and two strobe signals * D-channel priority handler on IOM-2 for intelligent NT applications * Monitor channel handler (master/slave) * IOM-2 MONITOR and C/I-channel protocol to control peripheral devices * Conversion of the frame structure between the S/T-interface and IOM-2 * Receive timing recovery * D-channel access control * Activation and deactivation procedures with automatic activation from power down state * Access to S and Q bits of S/T-interface * Adaptively switched receive thresholds Type PEB 3086 H PEB 3086 F Data Sheet Package P-MQFP-64-1 P-TQFP-64-1 17 2003-01-30 ISAC-SX PEB 3086 Overview * * * * * * * * * * Auxiliary Interface with general purpose I/O pins and LED drivers Two programmable timers Watchdog timer Software Reset Multiframe Synchronization Test loops Sophisticated power management for restricted power mode Power supply 3.3 V 3.3 V output drivers, inputs are 5 V safe Advanced CMOS technology Data Sheet 18 2003-01-30 ISAC-SX PEB 3086 Overview 1.2 Logic Symbol The logic symbol gives an overview of the ISAC-SX functions. It must be noted that not all functions are available simultaneously, but depend on the selected mode. Pins which are marked with a " * " are multiplexed and not available in all modes. IOM-2 Interface +3.3V 0V 2 DU DD FSC DCL BCL/ SDS1/2 SCLK VDD VSS TP VDDA VSSA C768 XTAL2 XTAL1 SR1 SR2 SX1 SX2 S Interface 7.68 MHz output 7.68 MHz 100ppm 0V RD / DS WR / R/W ALE A0...7 AD0...4 Host Interface AD5 / SCL AD6 / SDR AD7 / SDX CS INT RES RSTO MODE0 MODE1 / EAW AMODE Mode Setting AUX0...7 * INT0/1 * 2 CH0...2 * 3 AUX6/7* / ACL 3 MBIT * General purpose I/O External Interrupts IOM channel select LED Output Multiframe Sync. 21150_17 Auxiliary Interface Figure 1 Logic Symbol of the ISAC-SX Data Sheet 19 2003-01-30 ISAC-SX PEB 3086 Overview 1.3 Typical Applications The ISAC-SX is designed for the user area of the ISDN basic access, especially for subscriber terminal equipment and for exchange equipment with S interface. Figure 2 illustrates the general application fields of the ISAC-SX. PABX (NT2) TE(1) TE(8) TE(1) S CP LT-S SN LT-S CP = Central Processor Line Card TE(1) TE(8) SN = Switching Network = ISAC R -SX T LT-T NT1 U Direct Subscriber Access (point-to-point, short and extended passive Bus) S NT1 U ITS02315 Figure 2 Applications of the ISAC-SX Data Sheet 20 2003-01-30 ISAC-SX PEB 3086 Pin Configuration 2 Pin Configuration P-MQFP-64-1 P-TQFP-64-1 WR / R/W RD / DS AMODE VSS XTAL2 VDDA VSSA XTAL1 48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 BCL / SCLK DU DD FSC DCL VSS VSS VDD MODE0 MODE1 / EAW ACL AUX7 AUX6 AUX5 AUX4 AUX3 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 1 2 345678 RES RSTO VDD CS TP VSS 9 10 11 12 13 14 15 16 SCL / AD5 SDR / AD6 SDX / AD7 AD0 AD1 AD2 AD4 AD3 32 31 30 29 28 AUX2 AUX1 AUX0 SDS1 SDS2 C768 A7 A6 A5 A4 A3 A2 A1 A0 VDD VSS n.c. ALE SR2 SR1 SX2 SX1 VSS VDD 27 26 25 24 23 22 21 20 19 18 17 ISAC-SX PEB 3086 INT n.c. 21550_22.vsd Figure 3 Pin Configuration of the ISAC-SX Data Sheet 21 2003-01-30 ISAC-SX PEB 3086 Pin Configuration Table 2 MQFP-64 TQFP-64 ISAC-SX Pin Definitions and Functions Input (I) Function Output (O) Open Drain (OD) Pin No. Symbol Host Interface 19 20 21 22 23 24 25 26 9 10 11 12 13 A0 A1 A2 A3 A4 A5 A6 A7 AD0 AD1 AD2 AD3 AD4 I I I I I I I I I/O I/O I/O I/O I/O * Non-Multiplexed Bus Mode: Address Bus Address bus transfers addresses from the microcontroller to the ISAC-SX. For indirect address mode only A0 is valid (A1-A7 to be connected to VDD). * Multiplexed Bus Mode: Not used in multiplexed bus mode. In this case A0-A7 should directly be connected to VDD. * Multiplexed Bus Mode: Address/data bus Transfers addresses from the microcontroller to the ISAC-SX and data between the microcontroller and the ISAC-SX. * Non-Multiplexed Bus Mode: Data bus Transfers data between the microcontroller and the ISAC-SX. * Multiplexed Bus Mode: Address/data bus Address/data line AD5 if the parallel interface is selected. * Non-Multiplexed Bus Mode: Data bus Data line D5 if the parallel interface is selected. SCI - Serial Clock Clock signal of the SCI interface if a serial interface is selected. 14 AD5 I/O SCL I Data Sheet 22 2003-01-30 ISAC-SX PEB 3086 Pin Configuration Table 2 MQFP-64 TQFP-64 ISAC-SX Pin Definitions and Functions (cont'd) Input (I) Function Output (O) Open Drain (OD) I/O * Multiplexed Bus Mode: Address/data bus Address/data line AD6 if the parallel interface is selected. * Non-Multiplexed Bus Mode: Data bus Data line D6 if the parallel interface is selected. SCI - Serial Data Receive Receive data line of the SCI interface if a serial interface is selected. * Multiplexed Bus Mode: Address/data bus Address/data line AD7 if the parallel interface is selected. * Non-Multiplexed Bus Mode: Data bus Data line D7 if the parallel interface is selected. SCI - Serial Data Transmit Transmit data line of the SCI interface if a serial interface is selected. Read Indicates a read access to the registers (Siemens/ Intel bus mode). Data Strobe The rising edge marks the end of a valid read or write operation (Motorola bus mode). Write Indicates a write access to the registers (Siemens/ Intel bus mode). Read/Write A HIGH identifies a valid host access as a read operation and a LOW identifies a valid host access as a write operation (Motorola bus mode). Pin No. Symbol 15 AD6 SDR I 16 AD7 I/O SDX OD 39 RD I DS I 40 WR I R/W I Data Sheet 23 2003-01-30 ISAC-SX PEB 3086 Pin Configuration Table 2 MQFP-64 TQFP-64 ISAC-SX Pin Definitions and Functions (cont'd) Input (I) Function Output (O) Open Drain (OD) I Address Latch Enable A HIGH on this line indicates an address on the external address/data bus (multiplexed bus type only). ALE also selects the microcontroller interface bus type (multiplexed or non multiplexed). Chip Select A low level indicates a microcontroller access to the ISAC-SX. Interrupt Request INT becomes active low (open drain) if the ISAC-SX requests an interrupt. The polarity can be reprogrammed to high active with push-pull characteristic. Reset A LOW on this input forces the ISAC-SX into a reset state. Address Mode Selects between direct (0) and indirect (1) register access mode. Pin No. Symbol 41 ALE 3 CS I 1 INT OD (O) 5 RES I 38 AMODE I IOM-2 Interface 52 53 FSC DCL I/O I/O Frame Sync 8-kHz frame synchronization signal. Data Clock IOM-2 interface clock signal (double clock) (e.g 1.536 MHz in TE mode). Data Sheet 24 2003-01-30 ISAC-SX PEB 3086 Pin Configuration Table 2 MQFP-64 TQFP-64 ISAC-SX Pin Definitions and Functions (cont'd) Input (I) Function Output (O) Open Drain (OD) O Bit Clock/S-Clock TE-Mode: Bit clock output, identical to IOM-2 data rate (DCL/ 2). LT-T Mode: 1.536 MHz output synchronous to S-interface. NT / LT-S Mode: Bit clock output derived from the DCL input clock divided by 2. Data Downstream IOM-2 data signal in downstream direction. Data Upstream IOM-2 data signal in upstream direction. Serial Data Strobe 1 Programmable strobe signal for time slot and/or D-channel indication on IOM-2. Serial Data Strobe 2 Programmable strobe signal for time slot and/or D-channel indication on IOM-2. Pin No. Symbol 49 BCL/ SCLK 51 50 29 DD DU SDS1 I/O (OD) I/O (OD) O 28 SDS2 O Auxiliary Interface 30 31 32 AUX0 AUX1 AUX2 I/O (OD) I/O (OD) I/O (OD) * TE-Mode: Auxiliary Port 0 - 2 (input/output) These pins are individually programmable as general input/output. The state of the pin can be read from (input) / written to (output) a register. * LT-T/LT-S/NT Mode: CH0-2 - IOM-2 Channel Select (input) These pins select one of eight channels on the IOM2 interface. Auxiliary Port 3 (input/output) This pin is programmable as general input/output. The state of the pin can be read from (input) / written to (output) a register. 64 AUX3 I/O (OD) Data Sheet 25 2003-01-30 ISAC-SX PEB 3086 Pin Configuration Table 2 MQFP-64 TQFP-64 ISAC-SX Pin Definitions and Functions (cont'd) Input (I) Function Output (O) Open Drain (OD) I/O (OD) * Auxiliary Port 4 (input/output) This pin is programmable as general input/output. The state of the pin can be read from (input) / written to (output) a register. * MBIT (input/output) If ACFG2.A4SEL is set to '1', pin AUX4 is used as M-bit input (LT-S / NT / Int. NT mode) or as M-bit output (TE / LT-T mode) for multiframe synchronization. * Auxiliary Port 5 (input/output) This pin is programmable as general input/output. The state of the pin can be read from (input) / written to (output) a register. * FBOUT - FSC/BCL output If ACFG2.A5SEL is set to '1', pin AUX5 outputs either an FSC signal or a BCL signal selected via ACFG2.FBS. INT0 This pin is programmable as general input/output. The state of the pin can be read from (input) / written to (output) a register. Additionally, as input it can generate a maskable interrupt to the host, which is either edge or level triggered. An internal pull up resistor is connected to this pin (open drain mode only), if push pull characteristic is selected no pull up is available. As output an LED can directly be connected to this pin. Pin No. Symbol 63 AUX4 62 AUX5 I/O (OD) 61 AUX6 I/O (OD) Data Sheet 26 2003-01-30 ISAC-SX PEB 3086 Pin Configuration Table 2 MQFP-64 TQFP-64 ISAC-SX Pin Definitions and Functions (cont'd) Input (I) Function Output (O) Open Drain (OD) I/O (OD) INT1 This pin is programmable as general input/output. The state of the pin can be read from (input) / written to (output) a register. Additionally, as input it can generate a maskable interrupt to the host, which is either edge or level triggered. An internal pull up resistor is connected to this pin (open drain mode only), if push pull characteristic is selected no pull up is available. As output an LED can directly be connected to this pin. SGO Instead of the above described function, AUX7 can also be programmed to output the S/G bit signal from the IOM-2 DD line. Pin No. Symbol 60 AUX7 Miscellaneous 43 44 47 48 35 SX1 SX2 SR1 SR2 XTAL1 O O I I I S-Bus Transmitter Output (positive) S-Bus Transmitter Output (negative) S-Bus Receiver Input S-Bus Receiver Input Crystal 1 Connection for a crystal or used as external clock input. 7.68 MHz clock or crystal required. Crystal 2 Connection for a crystal. Not connected if an external clock is supplied to XTAL1. Mode 0 Select A LOW selects TE-mode and a HIGH selects LT-T / LT-S mode (see MODE1/EAW). 36 XTAL2 O 57 MODE0 I Data Sheet 27 2003-01-30 ISAC-SX PEB 3086 Pin Configuration Table 2 MQFP-64 TQFP-64 ISAC-SX Pin Definitions and Functions (cont'd) Input (I) Function Output (O) Open Drain (OD) I The pin function depends on the setting of MODE0. If MODE0=1: Mode 1 Select A LOW selects LT-T mode and a HIGH selects LTS mode. If MODE0=0: External Awake If a falling edge on this input is detected, the ISACSX generates an interrupt and, if enabled, a reset pulse. Activation LED This pin can either function as a programmable output or it can automatically indicate the activated state of the S interface by a logic '0'. An LED with pre-resistance may directly be connected to ACL. Clock Output A 7.68 MHz clock is output to support other devices. This clock is not synchronous to the S interface. Reset Output Low active reset output, either from a watchdog timeout or programmed by the host. Test Pin Must be connected to VSS. not connected Pin No. Symbol 58 MODE1 EAW I 59 ACL O 27 C768 O 6 RSTO OD 4 2, 42 TP n.c. I I Power Supply 8, 18, 33, 56 46 VDD VDDA - - Digital Power Supply Voltage (3.3 V 5 %) Analog Power Supply Voltage (3.3 V 5 %) Data Sheet 28 2003-01-30 ISAC-SX PEB 3086 Pin Configuration Table 2 MQFP-64 TQFP-64 ISAC-SX Pin Definitions and Functions (cont'd) Input (I) Function Output (O) Open Drain (OD) - Digital ground (0 V) Analog ground (0 V) Pin No. Symbol 7, 17, VSS 34, 37, 54, 55 45 VSSA - Data Sheet 29 2003-01-30 ISAC-SX PEB 3086 Description of Functional Blocks 3 3.1 Description of Functional Blocks General Functions and Device Architecture Figure 4 shows the architecture of the ISAC-SX containing the following functions: * S/T-interface transceiver supporting the modes TE, LT-T, LT-S, NT and Intelligent NT * Different host interface modes: - Parallel microcontroller interface (Siemens/Intel multiplexed, Siemens/Intel non multiplexed, Motorola modes) - Serial Control Interface (SCI) * Optional indirect register address mode reduces number of registers to be accessed to two locations * One D-channel HDLC-controller with 64 byte FlFOs per direction with programmable FIFO block size (threshold) of 4, 8, 16 or 32 byte for receive direction and 16 or 32 byte for transmit direction * Support of firmware download via one B-channel HDLC-controller and FlFOs with reduced functionality * IOM-2 interface for terminal (TE mode), linecard (LT-T or LT-S) or NT applications * IOM handler with controller data access registers (CDA) allows flexible access to IOM timeslots for reading/writing, looping and shifting data * Synchronous transfer interrupts (STI) allow controlled access to IOM timeslots * Flexible timeslot assignment of HDLC controllers on IOM for IDSL support * MONITOR channel handler on IOM-2 for master mode, slave mode or data exchange * C/I-channel handler and TIC bus access controller * D-channel access mechanism in all modes * D-channel priority handler on IOM-2 for intelligent NT applications * Capability to control the start of the multiframe for synchronization from external signals (M-bit input pin in LT-S/NT mode, M-bit output pin in TE, LT-T mode) * Auxiliary interface with interrupt and general purpose I/O lines and 2 LED drivers * LED connected to pin ACL indicates S-interface activation status automatically or can be controlled by the host * Level detect circuit on the S interface reduces power consumption in power down mode * Two timers for periodic or single interrupts (periods between 1 ms and 14.336 s) * Clock and timing generation * Digital PLL to synchronize the transceiver to the S/T interface * Buffered 7.68 MHz oscillator clock output allows connection of further devices and saves another crystal on the system board * Reset generation (watchdog timer) Data Sheet 30 2003-01-30 ISAC-SX PEB 3086 Description of Functional Blocks Peripheral Devices IOM-2 Interface IOM-2 Handler S Transceiver I/O- and Interrupt Lines Auxiliary Interface B-channel HDLC D-channel HDLC MON Handler TIC C/I RX/TX FIFOs RX/TX FIFOs DPLL Host Interface Reset Interrupt -generation OSC 8-bit parallel SCI 3086_18 Host Figure 4 Functional Block Diagram of the ISAC-SX Data Sheet 31 2003-01-30 ISAC-SX PEB 3086 Description of Functional Blocks 3.2 Microcontroller Interfaces The ISAC-SX supports a serial or a parallel microcontroller interface. For applications where no controller is connected to the ISAC-SX microcontroller interface programming is done via the IOM-2 MONITOR channel from a master device. In such applications the ISAC-SX operates in the IOM-2 slave mode (refer to the corresponding chapter of the IOM-2 MONITOR handler). This mode is suitable for control functions (e.g. programming registers of the S/T transceiver), but the bandwidth is not sufficient for access to the HDLC controllers. The interface selections are all done by pinstrapping (see Table 3). The selection pins are evaluated when the reset input RES is active. For the pin levels stated in the tables the following is defined: 'High', 'Low': dynamic pin; value must be 'High' or 'Low' only during reset static pin; pin must statically be strapped to 'High' or 'Low' level VDD, VSS: edge: dynamic pin; any transition ('High' to 'Low', 'Low' to 'High') has occured Table 3 PINS WR (R/W) 'High' VSS RD (DS) Host Interface Selection Serial /Parallel PINS Interface CS ALE VDD 'High' Parallel VSS Serial No Host Interface `High' VSS edge 'High' VSS VSS VSS Interface Type/Mode Motorola Siemens/Intel Non-Mux Siemens/Intel Mux Serial Control Interface(SCI) IOM-2 MONITOR Channel (Slave Mode) Note: For a selected interface mode which doesn't need all input selection and address pins the unused pins must be tied to VDD or VSS. The interfaces contain all circuitry necessary for the access to programmable registers, status registers and HDLC FIFOs. The mapping of all these registers can be found in Chapter 4. The microcontroller interface also provides an interrupt request at pin INT which is low active by default but can be reprogrammed to high active, a reset input pin RES and a reset output pin RSTO. The interrupt request pin INT becomes active if the ISAC-SX requests an interrupt and this can occur at any time. Data Sheet 32 2003-01-30 ISAC-SX PEB 3086 Description of Functional Blocks 3.2.1 Serial Control Interface (SCI) The serial control interface (SCI) is compatible to the SPI interface of Motorola or Siemens C510 family of microcontrollers. The SCI consists of 4 lines: SCL, SDX, SDR and CS. Data is transferred via the lines SDR and SDX at the rate given by SCL. The falling edge of CS indicates the beginning of a serial access to the registers. The ISAC-SX latches incoming data at the rising edge of SCL and shifts out at the falling edge of SCL. Each access must be terminated by a rising edge of CS. Data is transferred in groups of 8 bits with the MSB first. Figure 5 shows the timing of a one byte read/write access via the serial control interface. Write Access CS SCL Header SDR Address Data 765432107654321076543210 '0' write SDX Read Access CS SCL Header SDR Address 7654321076543210 '1' read Data 76543210 SDX 21150_19 Figure 5 Serial Control Interface Timing Data Sheet 33 2003-01-30 ISAC-SX PEB 3086 Description of Functional Blocks 3.2.1.1 Programming Sequences The basic structure of a read/write access to the ISAC-SX registers via the serial control interface is shown in Figure 6. write sequence: SDR 7 header write byte 2 byte 3 0 07 6 address 07 write data 0 read sequence: SDR 7 header read byte 2 1 07 6 address 07 byte 3 0 SDX read data Figure 6 Serial Control Interface Timing A new programming sequence starts with the transfer of a header byte. The header byte specifies different programming sequences allowing a flexible and optimized access to the individual functional blocks of the ISAC-SX. The possible sequences for access to the complete address range 00H-7FH are listed in Table 4 and described after that. Table 4 Header Byte 40H/44H 48H/4CH 43H/47H 41H/45H 49H/4DH Adr-Data-Data-Data Adr-Data-Adr-Data Header Byte Code Sequence Sequence Type Alternating Read/Write (non-interleaved) Alternating Read/Write (interleaved) Read-only/Write-only (constant address) Read and following Write-only (non-interleaved) Read and following Write-only (interleaved) Note: In order to access the address range 00H-7FH bit 2 of the header byte must be set to '0' (header bytes 40H, 48H, 43H, 41H, 49H), and for the addresses 80H-FFH bit 2 must be set to '1' (header bytes 44H, 4CH, 47H, 45H, 4DH). Data Sheet 34 2003-01-30 ISAC-SX PEB 3086 Description of Functional Blocks Header 40H: Non-interleaved A-D-A-D Sequences The non-interleaved A-D-A-D sequence gives direct read/write access to the complete address range and can have any length. In this mode SDX and SDR can be connected together allowing data transmission on one line. Example for a read/write access with header 40H: SDR header wradr wrdata SDX rdadr rddata rdadr rdata wradr wrdata Header 48H: Interleaved A-D-A-D Sequences The interleaved A-D-A-D sequence gives direct read/write access to the complete address range and can have any length. This mode allows a time optimized access to the registers by interleaving the data on SDX and SDR (SDR and SDX must not be connected together). Example for a read/write access with header 48H: SDR header wradr wrdata SDX rdadr rdadr wradr wrdata rddata rddata Header 43H: Read-/Write- only A-D-D-D Sequence (Constant Address) This mode can be used for a fast access to the HDLC FIFO data. Any address (rdadr, wradr) in the range 00H-1FH and 6AH/7AH gives access to the current FIFO location selected by an internal pointer which is automatically incremented with every data byte following the first address byte. The sequence can have any length and is terminated by the rising edge of CS. Example for a write access with header 43H: SDR header wradr wrdata wrdata wrdata wrdata wrdata wrdata wrdata (wradr) (wradr) (wradr) (wradr) (wradr) (wradr) (wradr) SDX Example for a read access with header 43H: SDR header rdadr SDX rddata rddata rddata rddata rddata rddata rddata (rdadr) (rdadr) (rdadr) (rdadr) (rdadr) (rdadr) (rdadr) Data Sheet 35 2003-01-30 ISAC-SX PEB 3086 Description of Functional Blocks Header 41H: Non-interleaved A-D-D-D Sequence This sequence allows in front of the A-D-D-D write access a non-interleaved A-D-A-D read access. This mode is useful for reading status information before writing to the HDLC XFIFO. The termination condition of the read access is the reception of the wradr. The sequence can have any length and is terminated by the rising edge of CS. Example for a read/write access with header 41H: SDR header rdadr SDX rddata rdadr rddata wradr wrdata wrdata wrdata (wradr) (wradr) (wradr) Header 49H: Interleaved A-D-D-D Sequence This sequence allows in front of the A-D-D-D write access an interleaved A-D-A-D read access. This mode is useful for reading status information before writing to the HDLC XFIFO. The termination condition of the read access is the reception of the wradr. The sequence can have any length and is terminated by the rising edge of the CS line. Example for a read/write access with header 49H: SDR header rdadr SDX rdadr wradr wrdata wrdata wrdata (wradr) (wradr) (wradr) rddata rddata Data Sheet 36 2003-01-30 ISAC-SX PEB 3086 Description of Functional Blocks 3.2.2 Parallel Microcontroller Interface The 8-bit parallel microcontroller interface with address decoding on chip allows easy and fast microcontroller access. The parallel interface of the ISAC-SX provides three types of mP buses which are selected via pin ALE. The bus operation modes with corresponding pins are listed in Table 5. Table 5 (1) (2) (3) Bus Operation Modes Pin ALE VDD VSS Edge Control Pins CS, R/W, DS CS, WR, RD CS, WR, RD, ALE Bus Mode Motorola Siemens/Intel non-multiplexed Siemens/Intel multiplexed The occurrence of an edge on ALE, either positive or negative, at any time during the operation immediately selects the interface type (3). A return to one of the other interface types is possible only if a hardware reset is issued. Note: If the multiplexed address/data bus type (3) is selected, the unused address pins A0-A7 must be tied to VDD. A read/write access to the ISAC-SX registers can be done in multiplexed or nonmultiplexed mode: * In non-multiplexed mode the register address must be applied to the address bus (A0A7) for the data access via the data bus (AD0-AD7). * In multiplexed mode the address on the address/data bus (AD0-AD7) is latched in by ALE before a data read/write access via the same bus is performed. The ISAC-SX provides two different ways to address the register contents which is selected with the AMOD pin ('0' = direct mode, '1' = indirect mode). Figure 7 illustrates both register addressing modes. Direct address mode (AMOD = '0'): The register address to be read or written is directly set in the way described above. Indirect address mode (AMOD = '1'): Only the LSB of the address is used to select either the address register (A0 = '0') or the data register (A0 = '1'). The microcontroller writes the register address to the ADDRESS register before it reads/writes data from/to the corresponding DATA register. In indirect address mode the ISAC-SX evaluates no address line except the least significant address bit. The remaining address lines must not be left open but have to be tied to logical '1'. Data Sheet 37 2003-01-30 ISAC-SX PEB 3086 Description of Functional Blocks Indirect Address Mode MODE2:AMOD=1 Address A0 Data AD0-7 Direct Address Mode MODE2:AMOD=0 Address A0-7 8Fh 8Eh Data AD0-7 Address : : 01h 00h Data 1h 0h DATA ADDRESS 21150_11 Figure 7 Direct/Indirect Register Address Mode Data Sheet 38 2003-01-30 ISAC-SX PEB 3086 Description of Functional Blocks 3.2.3 Interrupt Structure Special events in the device are indicated by means of a single interrupt output, which requests the host to read status information from the device or transfer data from/to the device. Since only one interrupt request pin (INT) is provided, the cause of an interrupt must be determined by the host reading the interrupt status registers of the device. The structure of the interrupt status registers is shown in Figure 8. B-channel MASKB RME RPF RFO XPR XDU ISTAB RME RPF RFO XPR XDU MSTI STOV21 STOV20 STOV11 STOV10 STI STOV21 STOV20 STOV11 STOV10 STI21 STI20 STI11 STI10 ASTI MASK ICB ST CIC AUX TRAN MOS ICD ISTA ICB ST CIC AUX TRAN MOS ICD RME RPF RFO XPR XMR XDU MASKD STI21 STI20 STI11 STI10 ACK21 ACK20 ACK11 ACK10 CIX1 CI1E EAW CIR0 CIC0 CIC1 EAW WOV TIN2 TIN1 INT1 INT0 AUXI LD RIC RME RPF RFO XPR XMR XDU ISTAD MRE MIE MOCR SQC SQW MASKTR LD RIC SQC SQW ISTATR MDR MER MDA MAB MOSR WOV TIN2 TIN1 INT1 INT0 AUXM Interrupt D-channel 3086_16.vsd Figure 8 Interrupt Status and Mask Registers Data Sheet 39 2003-01-30 ISAC-SX PEB 3086 Description of Functional Blocks All seven interrupt bits in the ISTA register point at interrupt sources in the D-channel HDLC Controller (ICD), B-channel HDLC controller (ICB), Monitor- (MOS) and C/I- (CIC) handler, the transceiver (TRAN), the synchronous transfer (ST) and the auxiliary interrupts (AUXI). All these interrupt sources are described in the corresponding chapters. After the device has requested an interrupt activating the interrupt pin (INT), the host must read first the device interrupt status register (ISTA) in the associated interrupt service routine. The interrupt pin of the device remains active until all interrupt sources are cleared by reading the corresponding interrupt register. Therefore it is possible that the interrupt pin is still active when the interrupt service routine is finished. Each interrupt indication of the interrupt status registers can selectively be masked by setting the respective bit in the MASK register. For some interrupt controllers or hosts it might be necessary to generate a new edge on the interrupt line to recognize pending interrupts. This can be done by masking all interrupts at the end of the interrupt service routine (writing FFH into the MASK register) and write back the old mask to the MASK register. Data Sheet 40 2003-01-30 ISAC-SX PEB 3086 Description of Functional Blocks 3.2.4 . Reset Generation Figure 9 shows the organization of the reset generation of the device. C/I Code Change (Exchange Awake) EAW (Subscriber Awake) 125s t 250s RSS1 1 '0' '1' RSS2,1 '1x' (reserved) 125s t 250s '01' '00' 1 125s t 250s ' 01 ' Watchdog RSS2,1 1 Pin RSTO Software Reset Register (SRES) 125s t 250s D, C/I-channel (00H-2FH) Transceiver (30H-3FH) Reset IOM-2 (40H-5BH) Functional MON-channel (5CH-5FH) Block General Config (60H-6FH) B-channel (70H-7FH) Reset MODE1 Register Internal Reset of all Registers Pin RES 3086_21 Figure 9 Reset Generation Reset Source Selection The internal reset sources C/I code change, EAW and Watchdog can be output at the low active reset pin RSTO. The selection of these reset sources can be done with the RSS2,1 bits in the MODE1 register according Table 6. The setting RSS2,1 = '01' is reserved for further use. In this case no reset except software reset (SRES.RSTO) is output on RSTO. The internal reset sources set the MODE1 register to its reset value. Data Sheet 41 2003-01-30 ISAC-SX PEB 3086 Description of Functional Blocks Table 6 RSS2 Bit 1 0 0 1 1 Reset Source Selection RSS1 Bit 0 0 1 0 1 x -x -C/I Code Change -EAW -reserved -x Watchdog Timer -- * C/I Code Change (Exchange Awake) A change in the downstream C/I channel (C/I0) generates an external reset pulse of 125 s t 250 s. * EAW (Subscriber Awake) A low level on the EAW input starts the oscillator from the power down state and generates a reset pulse of 125 s t 250 s. * Watchdog Timer After the selection of the watchdog timer (RSS = '11') an internal timer is reset and started. During every time period of 128 ms the microcontroller has to program the WTC1- and WTC2 bits in the following sequence to reset and restart the watchdog timer: WTC1 1. 2. 1 0 WTC2 0 1 If not, the timer expires and a WOV-interrupt (ISTA Register) together with a reset pulse of 125 s is generated. Deactivation of the watchdog timer is only possible with a hardware reset. External Reset Input At the RES input an external reset can be applied forcing the device in the reset state. This external reset signal is additionally fed to the RSTO output. The length of the reset signal is specified in Chapter 5.9. After an external reset from the RES pin all registers of the device are set to its reset values (see register description in Chapter 4). Software Reset Register (SRES) Every main functional block of the device can be reset separately by software setting the corresponding bit in the SRES register. A reset to external devices can also be controlled in this way. The reset state is activated by setting the corresponding bit to '1' and onchip Data Sheet 42 2003-01-30 ISAC-SX PEB 3086 Description of Functional Blocks logic resets this bit again automatically after 4 BCL clock cycles. The address range of the registers which will be reset at each SRES bit is listed in Figure 9. 3.2.5 Timer Modes The ISAC-SX provides two timers which can be used for various purposes. Each of them provides two modes (Table 7), a count down timer interrupt, i.e. an interrupt is generated only once after expiration of the selected period, and a periodic timer interrupt, which means an interrupt is generated continuously after every expiration of that period. Table 7 Address 24H 65H ISAC-SX Timers Register TIMR1 TIMR2 Modes Periodic Count Down Periodic Count Down Period 64 ... 2048 ms 64 ms ... 14.336 s 1 ... 63 ms 1 ... 63 ms When the programmed period has expired an interrupt is generated and indicated in the auxiliary interrupt status ISTA.AUX. The source of the interrupt can be read from AUXI (TIN1, TIN2) and each of the interrupt sources can be masked in AUXM. MASK ICB ST CIC AUX TRAN MOS ICD ISTA ICB ST CIC AUX TRAN MOS ICD AUXM EAW WOV TIN2 TIN1 INT1 INT0 AUXI EAW WOV TIN2 TIN1 INT1 INT0 Interrupt Figure 10 Timer Interrupt Status Registers Data Sheet 43 2003-01-30 ISAC-SX PEB 3086 Description of Functional Blocks Timer 1 The host controls the timer 1 by setting bit CMDRD.STI to start the timer and by writing register TIMR1 to stop the timer. After time period T1 an interrupt (AUXI.TIN1) is generated continuously if CNT=7 or a single interrupt is generated after timer period T if CNT<7 (Figure 11). Retry Counter 0 ... 6 : Count Down Timer 7 : Periodic Timer Expiration Period T1 = (VALUE + 1) x 0.064 sec T = CNT x 2.048 sec + T1 T = T1 76543210 TIMR1 CNT VALUE 24H 21150_14 Figure 11 Timer 2 Timer 1 Register The host starts and stops timer 2 in TIMR2.CNT (Figure 12). If TIMR2.TMD=0 the timer is operating in count down mode, for TIMR2.TMD=1 a periodic interrupt AUXI.TIN2 is generated. The timer length (for count down timer) or the timer period (for periodic timer), respectively, can be configured to a value between 1 - 63 ms (TIMR2.CNT). Timer Mode 0 : Count Down Timer 1 : Periodic Timer Timer Count 0 : Timer off 1 ... 63 : 1 ... 63 ms 7 6 5 4 3 CNT 2 1 0 TIMR2 TMD 0 65H 21150_14 Figure 12 Timer 2 Register Data Sheet 44 2003-01-30 ISAC-SX PEB 3086 Description of Functional Blocks 3.2.6 Activation Indication via Pin ACL The activated state of the S-interface is directly indicated via pin ACL (Activation LED). An LED with pre-resistance may directly be connected to this pin and a low level is driven on ACL as soon as the layer 1 state machine reaches the activated state (see Figure 13). Figure 13 ACL Indication of Activated Layer 1 By default (ACFG2.ACL=0) the state of layer 1 is indicated at pin ACL. If the automatic indication of the activated layer 1 is not required, the state on pin ACL can also be controlled by the host (see Figure 14). If ACFG2.ACL=1 the LED on pin ACL can be switched on (ACFG2.LED=1) and off (ACFG2.LED=0) by the host. +3.3V ACL '1' '0' ACFG2:LED 0 : off 1 : on Layer 1 S Interface ACFG2:ACL 3086_15 Figure 14 ACL Configuration Data Sheet 45 2003-01-30 ISAC-SX PEB 3086 Description of Functional Blocks 3.3 S/T-Interface The layer-1 functions for the S/T interface of the ISAC-SX are: - line transceiver functions for the S/T interface according to the electrical specifications of ITU-T I.430; - conversion of the frame structure between IOM-2 and S/T interface; - conversion from/to binary to/from pseudo-ternary code; - level detection - receive timing recovery for point-to-point, passive bus and extended passive bus configuration - S/T timing generation using IOM-2 timing synchronous to system, or vice versa; - D-channel access control and priority handling; - D-channel echo bit generation by handling of the global echo bit; - activation/deactivation procedures, triggered by primitives received over the IOM-2 C/I channel or by INFO's received from the line; - execution of test loops. The wiring configurations in user premises, in which the ISAC-SX can be used, are illustrated in Figure 15. Data Sheet 46 2003-01-30 ISAC-SX PEB 3086 Description of Functional Blocks 1000 m 1) ISAC-SX TR TR ISAC-SX TE ISAC-SX TR 1000 m 1) TR LT-S ISAC-SX Point-to-Point Configurations LT-T 1) The maximum line attenuation tolerated by the ISAC-SX is 7 dB at 96 kHz. NT 100 m TR TR ISAC-SX 10 m ISAC-SX Short Passive Bus NT / LT-S .... ISAC-SX TE1 500 m 25 m TR TE8 TR ISAC-SX 10 m ISAC-SX Extended Passive Bus NT / LT-S TR: Terminating Resistor 3086_20 .... ISAC-SX TE1 TE8 Figure 15 Wiring Configurations in User Premises Data Sheet 47 2003-01-30 ISAC-SX PEB 3086 Description of Functional Blocks 3.3.1 S/T-Interface Coding Transmission over the S/T-interface is performed at a rate of 192 kbit/s. 144 kbit/s are used for user data (B1+B2+D), 48 kbit/s are used for framing and maintenance information. Line Coding The following figure illustrates the line code. A binary ONE is represented by no line signal. Binary ZEROs are coded with alternating positive and negative pulses with two exceptions: For the required frame structure a code violation is indicated by two consecutive pulses of the same polarity. These two pulses can be adjacent or separated by binary ONEs. In bus configurations a binary ZERO always overwrites a binary ONE. 011 code violation Figure 16 S/T -Interface Line Code Frame Structure Each S/T frame consists of 48 bits at a nominal bit rate of 192 kbit/s. For user data (B1+B2+D) the frame structure applies to a data rate of 144 kbit/s (see Figure 17). In the direction TE (R) NT the frame is transmitted with a two bit offset. For details on the framing rules please refer to ITU I.430 section 6.3. The following figure illustrates the standard frame structure for both directions (NT (R) TE and TE (R) NT) with all framing and maintenance bits. Data Sheet 48 2003-01-30 ISAC-SX PEB 3086 Description of Functional Blocks Figure 17 -F - L. -D -E - FA -N - B1 - B2 -A -S -M Frame Structure at Reference Points S and T (ITU I.430) Framing Bit D.C. Balancing Bit D-Channel Data Bit D-Channel Echo Bit Auxiliary Framing Bit B1-Channel Data Bit B2-Channel Data Bit Activation Bit S-Channel Data Bit Multiframing Bit F = (0b) (R) identifies new frame (always positive pulse, always code violation) L. = (0b) (R) number of binary ZEROs sent after the last L. bit was odd Signaling data specified by user E = D (R) received E-bit is equal to transmitted D-bit See section 6.3 in ITU I.430 N = FA User data User data A = (0b) (R) INFO 2 transmitted A = (1b) (R) INFO 4 transmitted S1 channel data (see note below) M = (1b) (R) Start of new multiframe Note: The ITU I.430 standard specifies S1 - S5 for optional use. Data Sheet 49 2003-01-30 ISAC-SX PEB 3086 Description of Functional Blocks 3.3.2 S/T-Interface Multiframing According to ITU recommendation I.430 a multiframe provides extra layer 1 capacity in the TE-to-NT direction by using an extra channel between the TE and NT (Q-channel). The Q bits are defined to be the bits in the FA bit position. In the NT-to-TE direction the S-channel bits are used for information transmission. One S channel (S1) out of five possible S-channels can be accessed by the ISAC-SX. In the NT-to-TE direction the S-channel bits are used for information transmission. The S and Q channels are accessed via the C interface or the IOM-2 MONITOR channel, respectively, by reading/writing the SQR or SQX bits in the S/Q channel registers (SQRRx, SQXRx). Table 8 shows the S and Q bit positions within the multiframe. Table 8 S/Q-Bit Position Identification and Multiframe Structure NT-to-TE NT-to-TE FA Bit Position M Bit ONE ZERO ZERO ZERO ZERO ONE ZERO ZERO ZERO ZERO ONE ZERO ZERO ZERO ZERO ONE ZERO ZERO ZERO ZERO ONE ZERO ONE ZERO ZERO ZERO ZERO ZERO ZERO ZERO ZERO ZERO ZERO ZERO ZERO ZERO ZERO ZERO ZERO ZERO ZERO ZERO ONE ZERO NT-to-TE S Bit S11 S21 S31 S41 S51 S12 S22 S32 S42 S52 S13 S23 S33 S43 S53 S14 S24 S34 S44 S54 S11 S21 TE-to-NT FA Bit Position Q1 ZERO ZERO ZERO ZERO Q2 ZERO ZERO ZERO ZERO Q3 ZERO ZERO ZERO ZERO Q4 ZERO ZERO ZERO ZERO Q1 ZERO Frame Number 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 1 2 Data Sheet 50 2003-01-30 ISAC-SX PEB 3086 Description of Functional Blocks TE Mode After multiframe synchronization has been established, the Q data will be inserted at the upstream (TE (R) NT) FA bit position in each 5th S/T frame (see Table 8). When synchronization is not achieved or lost, each received FA bit is mirrored to the next transmitted FA bit. Multiframe synchronization is achieved after two complete multiframes have been detected with reference to FA/N bit and M bit positions. Multiframe synchronization is lost if bit errors in FA/N bit or M bit positions have been detected in two consecutive multiframes. The synchronization state is indicated by the MSYN bit in the S/Q-channel receive register (SQRR1). The multiframe synchronization can be enabled or disabled by programming the MFEN bit in the S/Q-channel transmit register (SQXR1). NT Mode The transceiver in NT mode starts multiframing if SQXR1.MFEN is set. After multiframe synchronization has been established in the TE, the Q data will be inserted at the upstream (TE (R) NT) FA bit position by the TE in each 5th S/T frame, the S data will be inserted at the downstream (NT (R) TE) S bit position in each S/T frame (see Table 8). Interrupt Handling for Multiframing To trigger the microcontroller for a multiframe access an interrupt can be generated once per multiframe (SQW) or if the received S-channels (TE) or Q-channel (NT) have changed (SQC). In both cases the microcontroller has access to the multiframe within the duration of one multiframe (5 ms). Data Sheet 51 2003-01-30 ISAC-SX PEB 3086 Description of Functional Blocks 3.3.3 Multiframe Synchronization (M-Bit) The ISAC-SX offers the capability to control the start of the multiframe from external signals, so applications which require synchronization between different S-interfaces are possible. Such an application is the connection of DECT base stations to PBX line cards. For this purpose a multiplexed function of the AUX4 pin is used. If the ACFG2.A4SEL is set to "1" the pin is not used as general pupose I/O pin but as M-bit input (NT, LT-S) or as M-Bit output (TE, LT-T). The direction input/output of the pin MBIT is automatically selected with the operation mode. S-Interface S-transceiver (TE, LT-T) M-Bit Output MBIT S-transceiver (LT-S, NT) MBIT M-Bit Input 21150_27 Figure 18 Multiframe Synchronization Using the M-Bit M-Bit Input (LT-S, NT-Mode) The MBIT pin can be used to synchronize the multiframe structure between several S-transceivers. Multiframe generation must be enabled (SQXR1.MFEN=1). The value of MBIT is sampled at the start of the F-bit of the S-frame. If the input on MBIT is "1", the multiframe counter is reset to frame no. 20 and as a result, the bits FA, M and S are transmitted as logic ZERO (line = "1"). If MBIT becomes "0" again, the multiframe counter counts 20 frames (starting with frame no. 1) and begins again autonomously. If MBIT is kept "1", the multiframe counter is permanently reset and the bits FA, M and S stay at logic ZERO (line = "1"). If MBIT becomes "0" for only one S-frame, the multiframecounter reaches frame no. 1 at which a logic ONE (line = "0") is transmitted in the FA and M-bit position and the S11 bit is transmitted. Thus, the M-bit can be used to transfer synchronization pulses of any length between different S-interfaces. M-Bit Output (TE, LT-T Mode) In TE and LT-T mode, the ISAC-SX outputs the value of the M-bit on the MBIT pin. The value of M should be sampled at the falling edge of FSC. Data Sheet 52 2003-01-30 ISAC-SX PEB 3086 Description of Functional Blocks Sample Time FSC DCL FSC detected XTAL 20 XTAL SX1 / SX2 MBIT Counter reset FBIT (40xXTAL) The sample time of the MBIT input is related to the rising edge of FSC at the beginning of an S0 frame -- min: 20 * 1 / xtal -- max: 20 * 1 / xtal + 1 / xtal + 1 / dcl 21150_32 Figure 19 Sampling Time in LT-S / NT mode (M-Bit input) Frame Relationship M E S (NT -> TE) F B1 D B2 ED E D E B2 D F B1 E D B2 E D E B1 D E B2 D B1 FSC (i) DD (i) B1 B2 D B1 B2 don't care D B1 B2 D B1 B2 D MBIT (i) '0' or '1' '0' or '1' 21150_29 Figure 20 Frame Relationship in LT-S / NT mode (M-Bit input) Data Sheet 53 2003-01-30 ISAC-SX PEB 3086 Description of Functional Blocks E S (NT -> TE) F B1 D B2 ED M E D E B2 D F B1 E D B2 E D E B1 D E B2 D B1 FSC DD (o) B1 B2 D MBIT (o) E B1 B2 D M i-1 E B1 B2 D E B1 B2 D M 21150_30 E Figure 21 Frame Relationship in TE / LT-T mode (M-Bit output) Data Sheet 54 2003-01-30 ISAC-SX PEB 3086 Description of Functional Blocks 3.3.4 TE mode Data Transfer and Delay between IOM-2 and S/T In the state F7 (Activated) or if the internal layer-1 statemachine is disabled and XINF of register TR_CMD is programmed to '011' the B1, B2, D and E bits are transferred transparently from the S/T to the IOM-2 interface. In all other states '1's are transmitted to the IOM-2 interface. To transfer data transparently to the S/T interface any activation request C/I command (AR8, AR10 or ARL) is additionally necessary or if the internal layer-1 statemachine is disabled, bit TDDIS of register TR_CMD has additionally to be programmed to '0'. Figure 22 shows the data delay between the IOM-2 and the S/T interface and vice versa. For the D channel the delay from the IOM-2 to the S/T interface is only valid if S/G evaluation is disabled (MODED.DIM0=0). If S/G evaluation is enabled (MODED.DIM2-0=0x1) the delay depends on the selected priority and the relation between the echo bits on S and the D channel bits on the IOM-2, e.g. for priority 8 the timing relation between the 8th D-bit on S bus and the D-channel on IOM-2. E NT -> TE F B1 D B2 D E D E B1 D D E B2 D D F D B1 E D B2 D E D E B1 D D E B2 D D D B2 TE -> NT F B1 B2 B1 B2 F B1 B2 B1 FSC DU B1 B2 D DD B1 B2 D E B1 B2 D E B1 B2 D E B1 B2 D E line_iom_s.vsd B1 B2 D B1 B2 D B1 B2 D Figure 22 Data Delay between IOM-2 and S/T Interface (TE mode only) Data Sheet 55 2003-01-30 ISAC-SX PEB 3086 Description of Functional Blocks E NT -> TE F B1 D B2 D E D E B1 D D E B2 D D F D B1 E D B2 D E D E B1 D D E B2 D D D B2 TE -> NT F B1 B2 B1 B2 F B1 B2 B1 FSC DU B1 B2 D DD B1 B2 D E B1 B2 D E B1 B2 D E B1 B2 D E B1 B2 D B1 B2 D B1 B2 D Mapping of B-Channel Timeslots Mapping of a 4-bit group of D-bits on S and IOM depends on prehistory (e.g. priority control): 1. Possibility 2. Possibility line_iom_s_dch.vsd Figure 23 Data Delay between IOM-2 and S/T Interface with S/G Bit Evaluation (TE mode only) LT-T mode In this mode the frame relation between S/T interface and IOM-2 is flexible. LT-S/NT mode In the state F7 (Activated) or if the internal layer-1 statemachine is disabled and XINF of register TR_CMD is programmed to '011' the B1, B2 and D bits are transferred transparently from the S/T to the IOM-2 interface. In all other states '1's are transmitted to the IOM-2 interface. Note: In intelligent NT the D-channel access can be blocked by the IOM-2 D-channel handler. Data Sheet 56 2003-01-30 ISAC-SX PEB 3086 Description of Functional Blocks E NT -> TE F B1 D B2 D E D E B1 D D E B2 D D F D B1 E D B2 D E D E B1 D D E B2 D D D B2 TE -> NT F B1 B2 B1 B2 F B1 B2 B1 FSC DD B1 B2 D B1 B2 D B1 B2 D B1 B2 D DU B1 B2 D B1 B2 D B1 B2 D B1 B2 D line_iom_s4nt.vsd Figure 24 Data Delay between IOM-2 and S/T Interface with 8 IOM Channels (LT-S/NT mode only) E D B2 D E D E B1 D B2 D F B1 B2 B1 D B1 D E B2 D B2 D B2 D F D F B1 D F B1 B1 D B2 D B2 E D B2 E D E B1 D B1 D B1 D E B2 D B2 D B2 D D D NT -> TE F B1 TE -> NT F B1 TE -> NT (42s) FSC DU B1 B2 D DD B1 B2 D E B1 B2 D E B1 B2 D E B1 B2 D line_iom_s4nt_dly.vsd B1 B2 D B1 B2 D B1 B2 D E Figure 25 Data Delay between IOM-2 and S/T Interface with 3 IOM Channels and Maximum Receive Delay(LT-S/NT mode only) 57 2003-01-30 Data Sheet ISAC-SX PEB 3086 Description of Functional Blocks 3.3.5 Transmitter Characteristics The full-bauded pseudo-ternary pulse shaping is achieved with the integrated transmitter which is realized as a symmetrical current limited voltage source (VSX1/SX2 = +/-1.0 V; Imax = 26 mA). The equivalent circuit of the transmitter is shown in Figure 26. The nominal pulse amplitude on the S-interface 750 mV (zero-peak) is adjusted with external resistors ( see Chapter 3.3.7.1). VCM+0.525V VCM VCM-0.525V '+0' '1' '-0' + V=1 - SX1 TR_CONF2.DIS_TX '+0' '1' '-0' Level '+0' '1' '-0' - VCM VCM-0.525V VCM VCM+0.525V V=1 + SX2 21150_28 Figure 26 Equivalent Internal Circuit of the Transmitter Stage Data Sheet 58 2003-01-30 ISAC-SX PEB 3086 Description of Functional Blocks 3.3.6 Receiver Characteristics The receiver consists of a differential input stage, a peak detector and a set of comparators. Additional noise immunity is achieved by digital oversampling after the comparators. A simplified equivalent circuit of the receiver is shown in Figure 27. 100 kW 10 kW SR1 40 kW VrefLD Level detected Vrefmin 10 kW SR2 40 kW VCM Vref+ Peak Detector Vref- Positive detected Negative detected reccirc Figure 27 Equivalent Internal Circuit of the Receiver Stage The input stage works together with external 10 kW resistors to match the input voltage to the internal thresholds. The data detection threshold Vref is continuously adapted between a maximal (Vrefmax) and a minimal (Vrefmin) reference level related to the line level. The peak detector requires maximum 2 ms to reach the peak value while storing the peak level for at least 250 ms (RC > 1 ms). The additional level detector for power up/down control works with a fixed thresholds VrefLD. The level detector monitors the line input signals to detect whether an INFO is present. When closing an analog loop it is therefore possible to indicate an incoming signal during activated loop. Data Sheet 59 2003-01-30 ISAC-SX PEB 3086 Description of Functional Blocks 3.3.7 S/T Interface Circuitry For both, receive and transmit direction a 1:1 transformer is used to connect the ISACSX transceiver to the 4 wire S/T interface. Typical transformer characteristics can be found in the chapter on electrical characteristics. The connections of the line transformers is shown in Figure 28. 3.3 V VDD SX1 Protection Circuit SX2 1:1 Transmit Pair 10 F SR1 VSS GND SR2 21150_05 1:1 Protection Circuit Receive Pair Figure 28 Connection of Line Transformers and Power Supply to the ISAC-SX For the transmit direction an external transformer is required to provide isolation and pulse shape according to the ITU-T recommendations. 3.3.7.1 External Protection Circuitry The ITU-T I.430 specification for both transmitter and receiver impedances in TEs results in a conflict with respect to external S-protection circuitry requirements: - To avoid destruction or malfunction of the S-device it is desirable to drain off even small overvoltages reliably. - To meet the 96 kHz impedance test specified for transmitters and receivers (for TEs only, ITU-T I.430 sections 8.5.1.2a and 8.6.1.1) the protection circuit must be dimensioned such that voltages below 1.2 V (ITU-T I.430 amplitude) x transformer ratio are not affected. This requirement results from the fact that this test is also to be performed with no supply voltage being connected to the TE. Therefore the second reference point for overvoltages VDD, is tied to GND. Then, if the amplitude of the 96 kHz test signal is greater than the combined forward voltages of the diodes, a current exceeding the specified one may pass the protection circuit. The following recommendations aim at achieving the highest possible device protection against overvoltages while still fulfilling the 96 kHz impedance tests. Data Sheet 60 2003-01-30 ISAC-SX PEB 3086 Description of Functional Blocks Protection Circuit for Transmitter SX1 5 ...10 Ohm 1:1 S Bus SX2 5 ... 10 Ohm Vdd 21150_23 Figure 29 External Circuitry for Transmitter Figure 29 illustrates the secondary protection circuit recommended for the transmitter. The external resistors (5 ... 10 W) are required in order to adjust the output voltage to the pulse mask on the one hand and in order to meet the output impedance of minimum 20 W (transmission of a binary zero according to ITU-T I.430) on the other hand. Two mutually reversed diode paths protect the device against positive or negative overvoltages on both lines. An ideal protection circuit should limit the voltage at the SX pins from - 0.4 V to VDD + 0.4 V. With the circuit In Figure 29 the pin voltage range is increased from - 1.4 V to VDD + 0.7 V. The resulting forward voltage of 1.4 V will prevent the protection circuit from becoming active if the 96 kHz test signal is applied while no supply voltage is present. Data Sheet 61 2003-01-30 ISAC-SX PEB 3086 Description of Functional Blocks Protection Circuit for Receiver Figure 30 illustrates the external circuitry used in combination with a symmetrical receiver. Protection of symmetrical receivers is rather simple. 1:1 S Bus Note: up to 10 pF capacitors are optional for noise reduction Figure 30 External Circuitry for Symmetrical Receivers Between each receive line and the transformer a 10 kW resistor is used. This value is split into two resistors: one between transformer and protection diodes for current limiting during the 96 kHz test, and the second one between input pin and protection diodes to limit the maximum input current of the chip. With symmetrical receivers no difficulties regarding LCL measurements are observed; compensation networks thus are obsolete. In order to comply to the physical requirements of ITU-T recommendation I.430 and considering the national requirements concerning overvoltage protection and electromagnetic compatibility (EMC), the ISAC-SX may need additional circuitry. 3.3.7.2 S-Transceiver Synchronization Synchronization problems can occur on a S-Bus that is not terminated properly. Therefore, it is recommended to change the resistor values in the receive path. The sum of both resistors is increased from 10 kW (1.8 + 8.2) to e.g. 34 kW (6.8 + 27) for either receiver line. This change is possible but not necessary for a S-Bus that is terminated properly. Data Sheet 62 2003-01-30 ISAC-SX PEB 3086 Description of Functional Blocks R1 SR2 R2 1:1 GND VDD S Bus SR1 R1 R2 21150_33 Note: Capacitors (up to 10 pF) are optional for noise reduction. Figure 31 External Circuitry for Symmetrical Receivers Note: Lower or higher values than 34 kW may be used as well, however for values above 34 kW the additional delay must be compensated by setting TR_CONF2.PDS=1 (compensates 260 ns) so the allowed input phase delay is not violated. 3.3.8 S/T Interface Delay Compensation (TE/LT-T mode) The S/T transmitter is shifted by two S/T bits minus 7 oscillator periods (plus analog delay plus delay of the external circuitry) with respect to the received frame. To compensate additional delay introduced into the receive and transmit path by the external circuit the delay of the transmit data can be reduced by another two oscillator periods (2 x 130 ns). Therefore PDS of the TR_CONF2 register must be programmed to '1'. This delay compensation might be necessary in order to comply with the "total phase deviation input to output" requirement of ITU-T recommendation I.430 which specifies a phase deviation in the range of - 7% to + 15% of a bit period. 3.3.9 Level Detection Power Down If MODE1.CFS is set to '0', the clocks are also provided in power down state, whereas if CFS is set to '1' only the analog level detector is active in power down state. All clocks, including the IOM-2 interface, are stopped (DD, DU are 'high', DCL and BCL are 'low'). An activation initiated from the exchange side will have the consequence that a clock signal is provided automatically if TR_CONF0.LDD is set to '0'. If TR_CONF0.LDD is set to '1' the microcontroller has to take care of an interrupt caused by the level detect circuit (ISTATR.LD) From the terminal side an activation must be started by setting and resetting the SPUbit in the IOM_CR register and writing TIM to the CIX0 register or by resetting MODE1.CFS=0. Data Sheet 63 2003-01-30 ISAC-SX PEB 3086 Description of Functional Blocks 3.3.10 Transceiver Enable/Disable The layer-1 part of the ISAC-SX can be enabled/disabled by configuration (see Figure 32) with the two bits TR_CONF0.DIS_TR and TR_CONF2.DIS_TX. By default all layer-1 functions with the exception of the transmitter buffer is enabled (DIS_TR = '0', DIS_TX = '1'). With several terminals connected to the S/T interface, another terminal may keep the interface activated although the ISAC-SX does not establish a connection. The receiver will monitor for incoming calls in this configuration. If the transceiver is disabled (DIS_TR = '1') all layer-1 functions are disabled including the level detection circuit of the receiver. In this case the power consumption of the Layer-1 is reduced to a minimum. The HDLC controller can still operate via IOM-2. The DCL and FSC pins become input. TR_CONF0.DIS_TR TR_CONF2.DIS_TX '1' '0' Figure 32 Disabling of S/T Transmitter 3.3.11 Test Functions The ISAC-SX provides test and diagnostic functions for the S/T interface: Note: For more details please refer to the application note "Test Function of new S-Transceiver family" - The internal local loop (internal Loop A) is activated by a C/I command ARL or by setting the bit LP_A (Loop Analog) in the TR_CMD register if the layer-1 statemachine is disabled. The transmit data of the transmitter is looped back internally to the receiver. The data of the IOM-2 input B- and D-channels are looped back to the output B- and Dchannels. The S/T interface level detector is enabled, i.e. if a level is detected this will be reported by the Resynchronization Indication (RSY) but the loop function is not affected. Data Sheet 64 2003-01-30 ISAC-SX PEB 3086 Description of Functional Blocks Depending on the DIS_TX bit in the TR_CONF2 register the internal local loop can be transparent or non transparent to the S/T line. - The external local loop (external Loop A) is activated in the same way as the internal local loop described above. Additionally the EXLP bit in the TR_CONF0 register has to be programmed and the loop has to be closed externally as described in Figure 33. The S/T interface level detector is disabled. This allows complete system diagnostics. - In remote line loop (RLP) received data is looped back to the S/T interface. The Dchannel information received from the line card is transparently forwarded to the output IOM-2 D-channel. The output B-channel information on IOM-2 is fixed to `FF'H while this test loop is active. The remote line loop is programmable in TR_CONF2.RLP. SX1 100 W SX2 SCOUT-S(X) SR1 100 W SR2 Figure 33 External Loop at the S/T-Interface - transmission of special test signals on the S/T interface according to the modified AMI code are initiated via a C/I command written in CIX0 register (see Chapter 3.5.4) Two kinds of test signals may be transmitted by the ISAC-SX: - The single pulses are of alternating polarity. One pulse is transmitted in each frame resulting in a frequency of the fundamental mode of 2 kHz. The corresponding C/I command is SSP (Send Single Pulses). - The continuous pulses are of alternating polarity. 48 pulses are transmitted in each frame resulting in a frequency of the fundamental mode of 96 kHz. The corresponding C/I command is SCP (Send Continuous Pulses). Data Sheet 65 2003-01-30 ISAC-SX PEB 3086 Description of Functional Blocks 3.4 Clock Generation Figure 34 shows the clock system of the ISAC-SX. The oscillator is used to generate a 7.68 MHz clock signal (fXTAL). In TE mode the DPLL generates the IOM-2 clocks FSC (8 kHz), DCL (1536 kHz) and BCL (768 kHz) synchronous to the received S/T frames. In LT modes these pins are input and in LT-T mode an 1536 kHz clock synchronous to S is output at SCLK which can be used for DCL input. An internal clock divider provides an FSC (ACFG2.FBS=0) or BCL (ACFG2.FBS=1) output on pin AUX5/FBOUT derived from the DCL clock. The output can be enabled via ACFG2.A5SEL=1. The FSC signal is used to generate the pulse lengths of the different reset sources C/I Code, EAW pin and Watchdog (see Figure 3.2.4). XTAL 7.68 MHz FSC (TE mode) f XTAL OSC DPLL DCL (TE mode) BCL (TE mode) SCLK (LT-T mode) Reset Generation C/I EAW Watchdog ACFG2.FBS Pin RSTO SW Reset 125 s t 250 s 125 s t 250 s 125 s t 250 s 125 s t 250 s ACFG2.A5SEL FBOUT (FSC/BCL output) 21150_06 Figure 34 Clock System of the ISAC-SX Data Sheet 66 2003-01-30 Table 9 LT-T pin:MODE1=0 MODE0=1 pin:MODE1=1 MODE0=1 bit:MODE2=0 MODE1=1 MODE0=0 i:8 kHz i:8 kHz bit:MODE2=1 MODE1=1 MODE0=1 or MODE0=0 *1) LT-S NT Int. NT Clock Modes Data Sheet TE Selected via pin: MODE0=0 FSC o:8 kHz (DIS_TR=0) i:8 kHz (DIS_TR=1) *2) i:1536 kHz (from SCLK) or 4096 kHz (from ext. PLL) o:1536 kHz (SCLK) *5) o:256 kHz or 768 kHz or 2048 kHz (derived from DCL/2) o i o:FSC (FBS=0) or BCL (FBS=1) CH0-2: strap pins for IOM channel select *4) o i o:FSC (FBS=0) or BCL (FBS=1) CH0-2: strap pins for IOM channel select *4) o:256 kHz or 768 kHz or 2048 kHz (derived from DCL/2) i:512 kHz or 1536 kHz or 4096 kHz i:512 kHz or 1536 kHz or 4096 kHz i:8 kHz i:8 kHz DCL o:1536 kHz (DIS_TR=0) i:1536/768 kHz (DIS_TR=1) *2) i:1536 kHz 67 BCL/SCLK o:768 kHz (BCL) o:768 kHz (derived from DCL/2) DU *6) o o:FSC (FBS=0) or BCL (FBS=1) CH0-2: strap pins for IOM channel select *4) i i o i o:FSC (FBS=0) or BCL (FBS=1) general purpose I/O pins DD o AUX5/FBOUT o:FSC (FBS=0) or (A5SEL=1) *3) BCL (FBS=1) AUX0-2 Description of Functional Blocks general purpose I/O pins ISAC-SX PEB 3086 2003-01-30 ISAC-SX PEB 3086 Description of Functional Blocks Note: The IOM-2 interface is adaptive. This means in LT-S/NT and LT-T mode other frequencies for BCL and DCL are possible in the range of 512-4096 kHz (DCL) and 256-2048 kHz (BCL). For details please refer to the application note "Reconfigurable PBX". Note: i = input; o = output; For all input clocks typical values are given although other clock frequencies may be used, too. 1) The modes TE, LT-T and LT-S can directly be selected by strapping the pins MODE1 and MODE0. The mode can be reprogrammed in TR_MODE.MODE2-0 where NT and Intelligent NT can be selected additionally. In Int. NT mode MODE0 selects between NT state machine (0) and LT-S state machine (1). 2) In TE mode the S transceiver can be disabled (TR_CONF0.DIS_TR=1) so the IOM clocks become inputs and with IOM_CR.CLKM the DCL input can be selected to double clock (0) or single bit clock (1). 3) ACFG2.A5SEL=1 selects the FBOUT function (derived from IOM clocks) which provides an FSC/BCL output clock if clocks are present on IOM. 4) The number of IOM channels depends on the DCL clock, e.g. with DCL=1536 kHz 3 IOM channels and with DCL= 4096 kHz 8 channels are available. 5) In LT-T mode the 1536 kHz output clock on SCLK is synchronous to the S interface and can be used as input for the DCL clock.< 6) The direction input/output refers to the direction of the B- and D-channel data stream across the S-transceiver. Due to the capabilites of the IOM-2 handler the direction of some other timeslots may be different if this is programmed by the host (e.g. for data exchange between different devices connected to IOM-2). Data Sheet 68 2003-01-30 ISAC-SX PEB 3086 Description of Functional Blocks 3.4.1 Description of the Receive PLL (DPLL) The receive PLL performs phase tracking between the F/L transition of the receive signal and the recovered clock. Phase adjustment is done by adding or subtracting 0.5 or 1 XTAL period to or from a 1.536-MHz clock cycle. The 1.536-MHz clock is than used to generate any other clock synchronized to the line. During (re)synchronization an internal reset condition may effect the 1.536-MHz clock to have high or low times as short as 130 ns. After the S/T interface frame has achieved the synchronized state (after three consecutive valid pairs of code violations) the FSC output in TE mode is set to a specific phase relationship, thus causing once an irregular FSC timing. The phase relationships of the clocks are shown in Chapter 35. 7.68 MHz 1536 kHz * F-bit * Synchronous to receive S/T. Duty Ratio 1:1 Normally 768 kHz ITD09664 FSC Figure 35 Phase Relationships of ISAC-SX Clock Signals 3.4.2 Jitter The timing extraction jitter of the ISAC-SX conforms to ITU-T Recommendation I.430 (- 7% to + 7% of the S-interface bit period). Data Sheet 69 2003-01-30 ISAC-SX PEB 3086 Description of Functional Blocks 3.4.3 Oscillator Clock Output C768 The ISAC-SX derives its system clocks from an external clock connected to XTAL1 (while XTAL2 is not connected) or from a 7.68 MHz crystal connected across XTAL1 and XTAL2. At pin C768 a buffered 7.68 MHz output clock is provided to drive further devices, which is suitable in multiline applications for example (see Figure 36). This clock is not synchronized to the S-interface. In power down mode the C768 output is disabled (low signal). 7.68 MHz n.c. n.c. n.c. n.c. XTAL1 XTAL2 C768 XTAL1 XTAL2 C768 XTAL1 XTAL2 C768 3086_12 Figure 36 Buffered Oscillator Clock Output Data Sheet 70 2003-01-30 ISAC-SX PEB 3086 Description of Functional Blocks 3.5 Control of Layer-1 The layer-1 activation/ deactivation can be controlled by an internal state machine via the IOM-2 C/I0 channel or by software via the microcontroller interface directly. In the default state the internal layer-1 state machine of the ISAC-SX is used. By setting the L1SW bit in the TR_CONF0 register the internal state machine can be disabled and the layer-1 commands, which are normally generated by the internal state machine are written directly in the TR_CMD register or indications read from the TR_STA register respectively.The ISAC-SX layer-1 control flow is shown in Figure 37. Figure 37 Layer-1 Control In the following sections the layer-1 control by the ISAC-SX state machine will be described. For the description of the IOM-2 C/I0 channel see also Chapter 3.7.4. The layer-1 functions are controlled by commands issued via the CIX0 register. These commands, sent over the IOM-2 C/I channel 0 to layer 1, trigger certain procedures, such as activation/deactivation, switching of test loops and transmission of special pulse patterns. These procedures are governed by layer-1 state diagrams. Responses from layer 1 are obtained by reading the CIR0 register after a CIC interrupt (ISTA). The state diagrams of the ISAC-SX are shown in Figure 39 and Figure 40. The activation/deactivation implemented by the ISAC-SX agrees with the requirements set forth in ITU recommendations. State identifiers F1-F8 are in accordance with ITU I.430. Data Sheet 71 2003-01-30 ISAC-SX PEB 3086 Description of Functional Blocks State machines are the key to understanding the transceiver part of the ISAC-SX. They include all information relevant to the user and enable him to understand and predict the behaviour of the ISAC-SX. The state diagram notation is given in Figure 38. The informations contained in the state diagrams are: - - - - - state name (based on ITU I.430) S/T signal transmitted (INFO) C/I code received C/I code transmitted transition criteria The coding of the C/I commands and indications are described in detail in Chapter 3.5.4. ISAC-SX IPAC IPAC OUT IN IOM-2 Interface C / S / T Interface INFO Ind. Cmd. Unconditional Transition State ix ir ITD09657 Figure 38 State Diagram Notation The following example illustrates the use of a state diagram with an extract of the TE state diagram. The state explained is "F3 deactivated". The state may be entered: - from the unconditional states (ARL, RES, TM) - from state "F3 pending deactivation", "F3 power up", "F4 pending activation" or "F5 unsynchronized" after the C/I command "DI" has been received. The following informations are transmitted: - INFO 0 (no signal) is sent on the S/T-interface. C/I message "DC" is issued on the IOM-2 interface. The state may be left by either of the following methods: - Leave for the state "F3 power up" in case C/I = "TIM" code is received. - Leave for state "F4 pending activation" in case C/I = AR8 or AR10 is received. Data Sheet 72 2003-01-30 ISAC-SX PEB 3086 Description of Functional Blocks - Leave for the state "F6 synchronized" after INFO 2 has been recognized on the S/Tinterface. - Leave for the state "F7 activated" after INFO 4 has been recognized on the S/Tinterface. - Leave for any unconditional state if any unconditional C/I command is received. As can be seen from the transition criteria, combinations of multiple conditions are possible as well. A "*" stands for a logical AND combination. And a "+" indicates a logical OR combination. The sections following the state diagram contain detailed information on all states and signals used. 3.5.1 3.5.1.1 State Machine TE and LT-T Mode State Transition Diagram (TE, LT-T) Figure 39 shows the state transition diagram of the ISAC-SX state machine. Figure 40 shows this for the unconditional transitions (Reset, Loop, Test Mode i). Data Sheet 73 2003-01-30 ISAC-SX PEB 3086 Description of Functional Blocks DC i4 DI TIM F3 Deactivated i0 AR i2 i0 PU AR2) F4 Pending Act. i1 i0 i0 DI DI AR PU TIM TIM F3 Power Up i0 i2 i0 i4 i4 X TIM F5 Unsynchronized DI RSY i0 ix i2 AR X DI Uncond. State TIM X i0*TO1 ix i2 i4 RSY X DI TIM i0*TO1 i2 DR1) X DI*TO2 F6 Synchronized i3 i2 i4 X4) F8 Lost Framing i0 i0 i2 ix AI3) AR2) F7 Activated i3 i4 i4 i0*TO1 F3 Pending Deact. i0 i0 TIM*TO2 TO1: TO2: 1) 16 ms 0.5 ms DR for transition from F7 or F8 DR6 for transition from F6 AR stands for AR8 or AR10 3) AI stands for AI8 or AI10 4) X stands for commands initiating unconditional transitions (RES, ARL, SSP or SCP) 2) statem_te_s.vsd Figure 39 Data Sheet State Transition Diagram (TE, LT-T) 74 2003-01-30 ISAC-SX PEB 3086 Description of Functional Blocks SSP SCP ARL TIM DI SSP TMA SCP Test Mode i iti * RST TIM DI ARL ARL Loop A Closed i3 i3 * i3 RES TIM DI AIL ARL RSY Loop A Activated i3 * Any State TIM DI RES RES Reset i0 * statem_te_aloop_s.vsd Figure 40 State Transition Diagram of Unconditional Transitions (TE, LT-T) 3.5.1.2 States (TE, LT-T) F3 Pending Deactivation State after deactivation from the S/T interface by info 0. Note that no activation from the terminal side is possible starting from this state. A 'DI' command has to be issued to enter the state 'Deactivated State'. F3 Deactivated State The S/T interface is deactivated and the clocks are deactivated 500 s after entering this state and receiving info 0 if the CFS bit of the ISAC-SX Configuration Register is set to "0". Activation is possible from the S/T interface and from the IOM-2 interface. The bit TR_CMD.PD is set and the analog part is powered down. F3 Power Up The S/T interface is deactivated (info 0 on the line) and the clocks are running. F4 Pending Activation The ISAC-SX transmits info 1 towards the network, waiting for info 2. F5 Unsynchronized Data Sheet 75 2003-01-30 ISAC-SX PEB 3086 Description of Functional Blocks Any signal except info 2 or 4 detected on the S/T interface. F6 Synchronized The receiver has synchronized and detects info 2. Info 3 is transmitted to synchronize the NT. F7 Activated The receiver has synchronized and detects info 4. All user channels are now conveyed transparently to the IOM-2 interface. To transfer user channels transparently to the S/T interface either the command AR8 or AR10 has to be issued and TR_STA.FSYN must be "1" (signal from remote side must be synchronous). F8 Lost Framing The receiver has lost synchronization in the states F6 or F7 respectively. Unconditional States Loop A Closed (internal or external) The ISAC-SX loops back the transmitter to the receiver and activates by transmission of info 3. The receiver has not yet synchronized. For a non transparent internal loop the DIS_TX bit of register TR_CONF2 has to be set to '1'. Loop A Activated (internal or external) The receiver has synchronized to info 3. Data may be sent. The indication "AIL" is output to indicate the activated state. If the loop is closed internally and the S/T line awake detector detects any signal on the S/T interface, this is indicated by "RSY". Test Mode - SSP Single alternating pulses are transmitted to the S/T-interface resulting in a frequency of the fundamental mode of 2 kHz. Test Mode - SCP Continuous alternating pulses are transmitted to the S/T-interface resulting in a frequency of the fundamental mode of 96 kHz. Data Sheet 76 2003-01-30 ISAC-SX PEB 3086 Description of Functional Blocks 3.5.1.3 Command C/I Codes (TE, LT-T) Abbr. Code Remark AR8 1000 Activation requested by the ISAC-SX, Dchannel priority set to 8 (see note) Activation Request with priority class 8 Activation Request with priority class 10 Activation Request Loop AR10 1001 Activation requested by the ISAC-SX, Dchannel priority set to 10 (see note) ARL 1010 Activation requested for the internal or external Loop A (see note). For a non transparent internal loop bit DIS_TX of register TR_CONF2 has to be set to '1' additionally. 1111 Deactivation Indication 0001 Reset of the layer-1 statemachine 0000 Layer-2 device requires clocks to be activated 0010 One AMI-coded pulse transmitted in each frame, resulting in a frequency of the fundamental mode of 2 kHz 0011 AMI-coded pulses transmitted continuously, resulting in a frequency of the fundamental mode of 96 kHz Deactivation Indication Reset Timing Test mode SSP DI RES TIM SSP Test mode SCP SCP Note: In the activated states (AI8, AI10 or AIL indication) the 2B+D channels are only transferred transparently to the S/T interface if one of the three "Activation Request" commands is permanently issued. Indication Deactivation Request Reset Test Mode Acknowledge Slip Detected Resynchronization during level detect Abbr. Code Remark DR RES TMA SLD RSY 0000 0001 0010 0011 0100 Signal received, receiver not synchronous Deactivation request via S/T-interface if left from F7/F8 Reset acknowledge Acknowledge for both SSP and SCP Data Sheet 77 2003-01-30 ISAC-SX PEB 3086 Description of Functional Blocks Indication Deactivation Request from F6 Power up Activation request Activation request loop Illegal Code Violation Abbr. Code Remark DR6 PU AR ARL CVR 0101 0111 1000 1010 1011 Deactivation Request from state F6 IOM-2 interface clocking is provided Info 2 received Internal or external loop A closed Illegal code violation received. This function has to be enabled by setting the EN_ICV bit of register TR_CONF0. Internal or external loop A activated Info 4 received, D-channel priority is 8 or 9. Info 4 received, D-channel priority is 10 or 11. Clocks are disabled if CFS bit of register MODE1 is set to '1', quiescent state Activation indication loop Activation indication with priority class 8 Activation indication with priority class 10 Deactivation confirmation AIL AI8 AI10 DC 1110 1100 1101 1111 Data Sheet 78 2003-01-30 ISAC-SX PEB 3086 Description of Functional Blocks 3.5.1.4 Infos on S/T (TE, LT-T) Receive Infos on S/T (Downstream) Name info 0 info 2 info 4 info X Abbr. Description i0 i2 i4 ix No signal on S/T 4 kHz frame A='0' 4 kHz frame A='1' Any signal except info 2 or info 4 Transmit Infos on S/T (Upstream) Name info 0 info 1 info 3 Test info 1 Test info 2 Abbr. Description i0 i1 i3 it1 it2 No signal on S/T Continuous bit sequence of the form '00111111' 4 kHz frame SSP - Send Single Pulses SCP - Send Continuous Pulses Data Sheet 79 2003-01-30 ISAC-SX PEB 3086 Description of Functional Blocks 3.5.2 3.5.2.1 RST State Machine LT-S Mode State Transition Diagram (LT-S) TIM RES Reset i0 RES Any State * DC DR ARD 1) TIM DR DR SSP TIM SCP Test Mode i it DC * SSP SCP Any State G4 Pend. Deact. i0 i0 (i0*16ms)+32ms DI ARD1) DR G4 Wait for DR i0 * DC DI DC TIM 2) G1 Deactivated i0 i0 (i0*8ms)+ARD1) DC AR ARD G2 Pend. Act. i2 i3 i3 DR DR DC RSY ARD G2 Lost Framing S/T i2 i3 DR i3 AI i3 DC ARD G3 Activated i4 i3 DR 1) 2) ARD = AR or ARL DI if i0 TIM if i0 s tatem_lts _s .v s d Figure 41 State Transition Diagram (LT-S) Note: State 'Test Mode' can be entered from any state except from state 'Test Mode' itself , i.e. C/I-code 'SSP/SCP' must not be followed by C/I-code 'SCP/SSP' directly. Data Sheet 80 2003-01-30 ISAC-SX PEB 3086 Description of Functional Blocks 3.5.2.2 States (LT-S) G1 deactivated The transceiver is not transmitting. There is no signal detected on the S/T-interface, and no activation command is received in the C/I channel. The clocks are deactivated if MODE1-CFS is set to 1. Activation is possible from the S/T interface and from the IOM-2 interface. G2 pending activation As a result of an INFO 0 detected on the S/T line or an ARD command, the transceiver begins transmitting INFO 2 and waits for reception of INFO 3. The timer to supervise reception of INFO 3 is to be implemented in software. In case of an ARL command, loop 2 is closed. G3 activated Normal state where INFO 4 is transmitted to the S/T-interface. The transceiver remains in this state as long as neither a deactivation nor a test mode is requested, nor the receiver looses synchronism. When receiver synchronism is lost, INFO 2 is sent automatically. After reception of INFO 3, the transmitter keeps on sending INFO 4. G2 lost framing This state is reached when the transceiver has lost synchronism in the state G3 activated. G4 pending deactivation This state is triggered by a deactivation request DR. It is an unstable state: indication DI (state "G4 wait for DR.") is issued by the transceiver when: either INFO0 is received for a duration of 16 ms, or an internal timer of 32 ms expires. G4 wait for DR Final state after a deactivation request. The transceiver remains in this state until DC is issued. Unconditional States Test mode - SSP Single alternating pulses are sent on the S/T-interface. Data Sheet 81 2003-01-30 ISAC-SX PEB 3086 Description of Functional Blocks Test mode - SCP Continuous alternating pulses are sent on the S/T-interface. 3.5.2.3 Command C/I Codes (LT-S) Abbr. DR Code 0000 Remark DR - Deactivation Request. Initiates a complete deactivation from the exchange side by transmitting INFO 0. Reset of state machine. Transmission of Info0. No reaction to incoming infos. RES is an unconditional command. Send Single Pulses. Send Continuous Pulses. Activation Request. This command is used to start an exchange initiated activation. Activation request loop. The transceiver is requested to operate an analog loop-back close to the S/T-interface. Activation Indication Loop Deactivation Confirmation. Transfers the transceiver into a deactivated state in which it can be activated from a terminal (detection of INFO 0 enabled). Remark Interim indication during activation procedure in G1. Receiver is not synchronous INFO 0 received from terminal. Activation proceeds. Illegal code violation received. This function has to be enabled in TR_CONF0.EN_ICV. Deactivation Request Reset RES 0001 Send Single Pulses Send Continuous Pulses Activation Request Activation Request Loop SSP SCP AR ARL 0010 0011 1000 1010 Activation Indication AIL Loop Deactivation Confirmation DC 1110 1111 Indication Timing Receiver not Synchronous Activation Request Illegal Code Ciolation Abbr. TIM RSY AR CVR Code 0000 0100 1000 1011 Data Sheet 82 2003-01-30 ISAC-SX PEB 3086 Description of Functional Blocks Indication Abbr. Code 1100 1111 Remark Synchronous receiver, i.e. activation completed. Timer (32 ms) expired or INFO 0 received for a duration of 16 ms after deactivation request Activation Indication AI Deactivation Indication DI 3.5.2.4 Infos on S/T (LT-S) Receive Infos on S/T (Downstream) I0 I0 I3 I3 INFO 0 detected Level detected (signal different to I0) INFO 3 detected Any INFO other than INFO 3 Transmit Infos on S/T (Upstream) I0 I2 I4 It INFO 0 INFO 2 INFO 4 Send Single Pulses (SSP). Send Continuous Pulses (SCP). Data Sheet 83 2003-01-30 ISAC-SX PEB 3086 Description of Functional Blocks 3.5.3 3.5.3.1 State Machine NT Mode State Transition Diagram (NT) RST TIM RES Reset i0 RES Any State * DC DI ARD1) DR ARD1) TIM DR DR SSP TIM SCP Test Mode i it DC * SSP SCP Any State G4 Pend. Deact. i0 i0 (i0*16ms)+32ms DR G4 Wait for DR i0 * DC DI DC TIM 3) G1 Deactivated DR ARD1) i0 i0 (i0*8ms) AR DC DR G1 i0 Detected i0 * ARD1) AR ARD G2 Pend. Act i2 i3 i3 AID RSY ARD G2 Lost Framing S/T i2 RSY DR RSY RSY G3 Lost Framing U i2 * i3 i3*ARD AI i3*ARD1) i3*AID 2) DR ARD DR G2 Wait for AID RSY AID2) i2 i3 1) 2) 3) ARD1) AID2) i3*AID2) ARD1) AI AID DR ARD = AR or ARL AID =AI or AIL DI if i0 TIM if i0 G3 Activated RSY i4 i3 s ta te m_nt_s .v s d Figure 42 State Transition Diagram (NT) Note: State 'Test Mode' can be entered from any state except from state 'Test Mode' itself , i.e. C/I-code 'SSP/SCP' must not be followed by C/I-code 'SCP/SSP' directly Data Sheet 84 2003-01-30 ISAC-SX PEB 3086 Description of Functional Blocks 3.5.3.2 States (NT) G1 Deactivated The transceiver is not transmitting. There is no signal detected on the S/T-interface, and no activation command is received in the C/I channel. The clocks are deactivated if the bit MODE1.CFS to 1. Activation is possible from the S/T interface and from the IOM-2 interface. G1 I0 Detected An INFO 0 is detected on the S/T-interface, translated to an "Activation Request" indication in the C/I channel. The transceiver is waiting for an AR command, which normally indicates that the transmission line upstream (usually a two-wire U interface) is synchronized. G2 Pending Activation As a result of the ARD command, an INFO 2 is sent on the S/T-interface. INFO 3 is not yet received. In case of ARL command, loop 2 is closed. G2 wait for AID INFO 3 was received, INFO 2 continues to be transmitted while the transceiver waits for a "switch-through" command AID from the device upstream. G3 Activated INFO 4 is sent on the S/T-interface as a result of the "switch through" command AID: the B and D-channels are transparent. On the command AIL, loop 2 is closed. G2 Lost Framing S/T This state is reached when the transceiver has lost synchronism in the state G3 activated. G3 Lost Framing U On receiving an RSY command which usually indicates that synchronization has been lost on the two-wire U interface, the transceiver transmits INFO 2. G4 Pending Deactivation This state is triggered by a deactivation request DR, and is an unstable state. Indication DI (state "G4 wait for DR") is issued by the transceiver when: either INFO0 is received for a duration of 16 ms Data Sheet 85 2003-01-30 ISAC-SX PEB 3086 Description of Functional Blocks or an internal timer of 32 ms expires. G4 wait for DR Final state after a deactivation request. The transceiver remains in this state until DC is issued. Unconditional States Test Mode SSP Send Single Pulses Test Mode SCP Send Continuous Pulses 3.5.3.3 Command C/I Codes (NT) Abbr. DR Code 0000 Remark DR - Deactivation Request. Initiates a complete deactivation from the exchange side by transmitting INFO 0. Unconditional command. Reset of state machine. Transmission of Info0. No reaction to incoming infos. RES is an unconditional command. Send Single Pulses. Send Continuous Pulses. Receiver is not synchronous Activation Request. This command is used to start an exchange initiated activation. Activation request loop. The transceiver is requested to operate an analog loop-back close to the S/T-interface. Synchronous receiver, i.e. activation completed. Deactivation Request Reset RES 0001 Send Single Pulses Send Continuous Pulses Receiver not Synchronous Activation Request Activation Request Loop SSP SCP RSY AR ARL 0010 0011 0100 1000 1010 Activation Indication AI 1100 Data Sheet 86 2003-01-30 ISAC-SX PEB 3086 Description of Functional Blocks Command Abbr. Code 1110 1111 Remark Activation Indication Loop Deactivation Confirmation. Transfers the transceiver into a deactivated state in which it can be activated from a terminal (detection of INFO 0 enabled). Remark Interim indication during deactivation procedure Receiver is not synchronous INFO 0 received from terminal. Activation proceeds. Illegal code violation received. This function has to be enabled in TR_CONF0.EN_ICV. Synchronous receiver, i.e. activation completed. Timer (32 ms) expired or INFO 0 received for a duration of 16 ms after deactivation request Activation Indication AIL Loop Deactivation Confirmation DC Indication Timing Receiver not Synchronous Activation Request Illegal Code Ciolation Abbr. TIM RSY AR CVR Code 0000 0100 1000 1011 1100 1111 Activation Indication AI Deactivation Indication DI Data Sheet 87 2003-01-30 ISAC-SX PEB 3086 Description of Functional Blocks 3.5.4 Command/ Indicate Channel Codes (C/I0) - Overview The table below presents all defined C/I0 codes. A command needs to be applied continuously until the desired action has been initiated. Indications are strictly state orientated. Refer to the state diagrams in the previous sections for commands and indications applicable in various states. Code Cmd 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 0 0 0 0 1 1 1 1 0 0 0 0 1 1 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 TIM RES SSP SCP - - - - AR8 AR10 ARL - - - - DI TE/LT-T Ind DR RES TMA SLD RSY DR6 - PU AR - ARL CVR AI8 AI10 AIL DC Cmd DR RES SSP SCP - - - - AR - ARL - - - - DC LT-S Ind TIM - - - RSY - - - AR - - CVR AI - - DI Cmd DR RES SSP SCP RSY - - - AR - ARL - AI - AIL DC NT Ind TIM - - - RSY - - - AR - - CVR AI - - DI Data Sheet 88 2003-01-30 ISAC-SX PEB 3086 Description of Functional Blocks 3.6 3.6.1 Control Procedures Example of Activation/Deactivation An example of an activation/deactivation of the S/T interface initiated by the terminal with the time relationships mentioned in the previous chapters is shown in Figure 43. TE INFO 0 NT/Linecard INFO 1 AR max. 6 ms INFO 2 RSY INFO 3 AR INFO 4 0.5 ms AI INFO 0 16 ms DR INFO 0 A_DEACT.DRW Figure 43 Example of Activation/Deactivation Initiated by the Terminal Data Sheet 89 2003-01-30 ISAC-SX PEB 3086 Description of Functional Blocks 3.6.2 Activation initiated by the Terminal INFO 1 has to be transmitted as long as INFO 0 is received. INFO 0 has to be transmitted thereafter as long as no valid INFO (INFO 2 or INFO 4) is received. After reception of INFO 2 or INFO 4 transmission of INFO 3 has to be started. Data can be transmitted if INFO 4 has been received. C Interface TE S/T Interface INFO 0 NT TDDIS='1', XINF='010' RINF='01' XINF='000' RINF='10' XINF='011' T1TE INFO 1 INFO 2 INFO 0 INFO 3 INFO 4 RINF='11' TDDIS='0' T2TE INFO 0 RINF='00' TDDIS='1', XINF='000' T3TE INFO 0 INFO 0 T1TE: 2 to 6 frames (0.5 ms to 1.5 ms) T2TE: 2 frames (0.5 ms) 4 frames (1 ms) T3TE: act_deac_te-ext_s.vsd Figure 44 Example of Activation/Deactivation initiated by the Terminal (TE). Activation/Deactivation completely under Software Control Note: RINF and XINF are Receive- and Transmit-INFOs of register TR_STA. Data Sheet 90 2003-01-30 ISAC-SX PEB 3086 Description of Functional Blocks 3.6.3 Activation initiated by the Network Termination NT INFO 0 has to be transmitted as long as no valid INFO (INFO 2 or INFO 4) is received. After reception of INFO 2 or INFO 4 transmission of INFO 3 has to be started. Data can be transmitted if INFO 4 has been received. C Interface TE S/T Interface INFO 0 NT RINF='01' T1TE RINF='10' TDDIS='1', XINF='011' INFO 2 INFO 3 INFO 4 RINF='11' TDDIS='0' T2TE INFO 0 RINF='00' TDDIS='1', XINF='000' T3TE INFO 0 INFO 0 T1TE: 2 to 6 S/T frames (0.5 ms to 1.5 ms) 2 S/T frames (0.5 ms) T2TE: 4 S/T frames (1 ms) T3TE: act_deac_lt_ext_s.vsd Figure 45 Example of Activation/Deactivation initiated by the Network Termination (NT). Activation/Deactivation completely under Software Control Note: RINF and XINF are Receive- and Transmit-INFOs of register TR_STA. Data Sheet 91 2003-01-30 ISAC-SX PEB 3086 Description of Functional Blocks 3.7 IOM-2 Interface The ISAC-SX supports the IOM-2 interface in linecard mode and in terminal mode with single clock and double clock. The IOM-2 interface consists of four lines: FSC, DCL, DD and DU. The rising edge of FSC indicates the start of an IOM-2 frame. The DCL and the BCL clock signals synchronize the data transfer on both data lines DU and DD. The DCL is twice the bit rate, the BCL rate is equal to the bit rate. The bits are shifted out with the rising edge of the first DCL clock cycle and sampled at the falling edge of the second clock cycle. The IOM-2 interface can be enabled/disabled with the DIS_IOM bit in the IOM_CR register. TE Mode A DCL signal and BCL signal (pin BCL/SCLK) output is provided and the FSC signal is generated by the receive DPLL which synchronizes it to the received S/T frame. The BCL clock together with the two serial data strobe signals (SDS1, SDS2) can be used to connect time slot oriented standard devices to the IOM-2 interface. If the transceiver is disabled (TR_CON.DIS_TR) the DCL and FSC pins become input and the HDLC part can still work via IOM-2. In this case the clock mode bit (IOM_CR.CLKM) selects between a double clock and a single clock input for DCL. The clock rate/frequency of the IOM-2 signals in TE mode are: DD, DU: 768 kbit/s FSC (o): 8 kHz DCL (o): 1536 kHz (double clock rate) BCL (o): 768 kHz (single clock rate) Option - Transceiver disabled (DIS_TR = '1'): FSC (i): 8 kHz DCL (i): 1536 ... 4096 kHz, in steps of 512 kHz (double clock rate) LT-S, LT-T, NT, iNT Mode The IOM-2 clock signals FSC and BCL are input. In LT-T mode a 1536 kHz output clock synchronous to S is provided at pin SCLK which can directly be connected to the DCL input. Internal clock dividers provide for generation of an FSC or BCL output clock at pin FBOUT derived from DCL (see Chapter 3.4). DD, DU: FSC (i): DCL (i): SCLK (o): data rate = DCL/2 kbit/s (LT-T mode) 8 kHz 512 ... 4096 kHz, in steps of 512 kHz (double clock rate) 1536 kHz (LT-T mode), BCL derived via DCL/2 (LT-S/NT mode) Note: In all modes the direction of the data lines DU and DD is not fix but depending on the timeslot which can be seen in the figures below. Data Sheet 92 2003-01-30 ISAC-SX PEB 3086 Description of Functional Blocks IOM-2 Frame Structure (TE Mode) The frame structure on the IOM-2 data ports (DU,DD) of a master device in IOM-2 terminal mode is shown in Figure 46. Figure 46 IOMO-2 Frame Structure in Terminal Mode The frame is composed of three channels * Channel 0 contains 144-kbit/s of user and signaling data (2B + D), a MONITOR programming channel (MON0) and a command/indication channel (CI0) for control and programming of the layer-1 transceiver. * Channel 1 contains two 64-kbit/s intercommunication channels (IC) plus a MONITOR and command/indicate channel (MON1, CI1) to program or transfer data to other IOM2 devices. * Channel 2 is used for the TlC-bus access. Only the command/indicate bits are specified in this channel. Data Sheet 93 2003-01-30 ISAC-SX PEB 3086 Description of Functional Blocks IOM-2 Frame Structure (LT-S, LT-T Modes) This mode is used in LT-S and LT-T applications. The frame is a multiplex of up to eight IOM-2 channels (DCL = 4096 kHz, Figure 47), each of which has the structure described above. The reset value for assignment to one of the eight channels (0 to 7) is done via pin strapping (CH0-2), however the host can reprogram the selected timeslot in DCH_TSDP.TSS. 125 s FSC DCL DD IOM R CH0 CH1 CH2 CH3 CH4 CH5 CH6 CH7 CH0 DU IOM CH0 R CH1 CH2 CH3 CH4 CH5 CH6 CH7 CH0 B1 B2 MONITOR D C/I MM RX ITD09635 Figure 47 Multiplexed Frame Structure of the IOM-2 Interface in Non-TE Timing Mode IOM-2 Frame Structure (NT Mode) In NT mode one IOM-2 channel is used (DCL= 512 kHz). The channel structure is the same as described above. Data Sheet 94 2003-01-30 ISAC-SX PEB 3086 Description of Functional Blocks 3.7.1 IOM-2 Handler The IOM-2 handler offers a great flexibility for handling the data transfer between the different functional units of the ISAC-SX and voice/data devices connected to the IOM-2 interface. Additionally it provides a microcontroller access to all timeslots of the IOM-2 interface via the four controller data access registers (CDA). Figure 48 shows the architecture of the IOM-2 handler. For illustrating the functional description it contains all configuration and control registers of the IOM-2 handler. A detailed register description can be found in Chapter 4.4. The PCM data of the functional units * Transceiver (TR) and the * Controller data access (CDA) * B-channel HDLC controller can be configured by programming the time slot and data port selection registers (TSDP). With the TSS bits (Time Slot Selection) the PCM data of the functional units can be assigned to each of the 32 PCM time slots of the IOM-2 frame. With the DPS bit (Data Port Selection) the output of each functional unit is assigned to DU or DD respectively. The input is assigned vice versa. With the data control registers (xxx_CR) the access to the data of the functional units can be controlled by setting the corresponding control bits (EN, SWAP). The IOM-2 handler also provides access to the * * * * MONITOR channel (MON) C/I channels (C/I0,C/I1) TIC bus (TIC) and HDLC control The access to these channels is controlled by the registers MON_CR, DCI_CR and BCH_CR. The IOM-2 interface with the two Serial Data Strobes (SDS1,2) is controlled by the control registers IOM_CR, SDS1_CR and SDS2_CR. The reset configuration of the ISAC-SX IOM-2 handler corresponds to the defined frame structure and data ports of a master device in IOM-2 terminal mode (see Figure 46). Data Sheet 95 2003-01-30 . Figure 48 SDS1 DU DD FSC DCL BCL/SCLK EN_BCL, CLKM, DIS_OD, DIS_IOM, DIOM_INV, DIOM_SDS IOM-2 Handler IOM-2 Interface ( ENS_TSS, ENS_TSS+1, ENS_TSS+3, TSS, SDSx_BCL IOM_CR SDS1/2_CR SDS1/2_CR C/I0 Data C/I1 Data Monitor Data TIC Bus Data D Data B Data CDA10 CDA11 CDA20 CDA21 ( DPS, TSS, EN_TBM, SWAP, EN_I1/0, EN_O1/0, MCDAxy, STIxy, STOVxy, ACKxy ) Control Monitor Data C/I0 (CS2-0) (DPS_CI1, EN_CI1) (CS2-0, D_EN_D, D_EN_B1, D_EN_B2) TIC Bus Disable C/I1 D-channel B-channel (TIC_DIS) Control C/I Data Control HDLC Data D, B1, B2, C/I0 Data CDA Registers CDA Control CDA Data Controller Data Access (CDA) SDS2 Data Sheet (DPS, CS2-0, EN_MON) MON_CR IOM_CR (DPS, TSS, DPS_D, EN_D, EN_BC1, EN_BC2, CS2-0) BCH_TSDP_ B1/2, BCH_CR DCI_CR Control Transceiver Data Access (DPS, TSS, CS2-0, EN_D, EN_B1R, EN_B1X, EN_B2R, EN_B2X ) TR_TSDP_BC1 TR_TSDP_BC2 TRC_CR Transceiver Data TR D-channel RX/TX B1-channel RX B1-channel TX B2-channel RX B2-channel TX Architecture of the IOM Handler (Example Configuration) DCIC_CR MON Handler TIC C/I0 Data C/I1 D-ch FIFOs B1-ch 3086_07 96 Microcontroller Interface CDA_TSDPxy CDAx_CRx MCDA STI MSTI ASTI Description of Functional Blocks Note: The registers shown above are used to control the corresponding functional block (e.g. programming of timeslot, data port, enabling/disabling, etc.) ISAC-SX PEB 3086 2003-01-30 ISAC-SX PEB 3086 Description of Functional Blocks 3.7.1.1 Controller Data Access (CDA) With its four controller data access registers (CDA10, CDA11, CDA20, CDA21) the ISAC-SX IOM-2 handler provides a very flexible solution for the host access to up to 32 IOM-2 time slots. The functional unit CDA (controller data access) allows with its control and configuration registers * looping of up to four independent PCM channels from DU to DD or vice versa over the four CDA registers * shifting of two independent PCM channels to another two independent PCM channels on both data ports (DU, DD). Between reading and writing the data can be manipulated (processed with an algorithm) by the microcontroller. If this is not the case a switching function is performed * monitoring of up to four time slots on the IOM-2 interface simultaneously * microcontroller read and write access to each PCM timeslot The access principle which is identical for the two channel register pairs CDA10/11 and CDA20/21 is illustrated in Figure 49. Each of the index variables x,y used in the following description can be 1 or 2 for x and 0 or 1 for y. The prefix 'CDA_' from the register names has been omitted for simplification. To each of the four CDAxy data registers a TSDPxy register is assigned by which the time slot and the data port can be determined. With the TSS (Time Slot Selection) bits a time slot from 0...31 can be selected. With the DPS (Data Port Selection) bit the output of the CDAxy register can be assigned to DU or DD respectively. The time slot and data port for the output of CDAxy is always defined by its own TSDPxy register. The input of CDAxy depends on the SWAP bit in the control registers CRx. * If the SWAP bit = '0' (swap is disabled) the time slot and data port for the input and output of the CDAxy register is defined by its own TSDPxy register. * If the SWAP bit = '1' (swap is enabled) the input port and timeslot of the CDAx0 is defined by the TSDP register of CDAx1 and the input port and timeslot of CDAx1 is defined by the TSDP register of CDAx0. The input definition for timeslot and data port CDAx0 are thus swapped to CDAx1 and for CDAx1 swapped to CDAx0. The output timeslots are not affected by SWAP. The input and output of every CDAxy register can be enabled or disabled by setting the corresponding EN (-able) bit in the control register CDAx_CR. If the input of a register is disabled the output value in the register is retained. Usually one input and one output of a functional unit (transceiver, HDLC controller, CDA register) is programmed to a timeslot on IOM-2 (e.g. for B-channel transmission in upstream direction the HDLC controller writes data onto IOM and the transceiver reads data from IOM). For monitoring data in such cases a CDA register is programmed as described below under "Monitoring Data". Besides that none of the IOM timeslots must be assigned more than one input and output of any functional unit. Data Sheet 97 2003-01-30 ISAC-SX PEB 3086 Description of Functional Blocks . TSa TSb DU Control Register 1 0 CDA_CRx 0 1 Time Slot Selection (TSS) CDA_TSDPx1 output (EN_O0) input * (EN_I0) Input Swap (SWAP) 1 CDAx0 1 Data Port Selection (DPS) 0 1 1 0 TSa x = 1 or 2; a,b = 0...11 TSb IOM_HAND.FM4 *) In the normal mode (SWAP=0) the input of CDAx0 and CDAx1 is enabled via EN_I0 and EN_I1, respectively. If SWAP=1 EN_I0 controls the input of CDAx1 and EN_I1 controls the input of CDAx0. The output control (EN_O0 and EN_O1) is not affected by SWAP. Figure 49 Data Access via CDAx1 and CDAx2 register pairs Looping and Shifting Data Figure 50 gives examples for typical configurations with the above explained control and configuration possibilities with the bits TSS, DPS, EN and SWAP in the registers TSDPxy or CDAx_CR: a) looping IOM-2 time slot data from DU to DD or vice versa (SWAP = 0) b) shifting data from TSa to TSb and TSc to TSd in both transmission directions (SWAP = 1) c) switching data from TSa to TSb and looping from DU to DD or TSc to TSd and looping from DD to DU respectively TSa is programmed in TSDP10, TSb in TSDP11, TSc in TSDP20 and TSd in TSDP21. It should also be noted that the input control of CDA registers is swapped if SWAP=1 while the output control is not affected (e.g. for CDA11 in example a: EN_I1=1 and EN_O1=1, whereas for CDA11 in example b: EN_I0=1 and EN_O1=1). Data Sheet 98 2003-01-30 Data Port Selection (DPS) DD 1 1 1 CDAx1 1 CDA_TSDPx2 Enable Enable input * output (EN_I1) (EN_O1) Time Slot Selection (TSS) ISAC-SX PEB 3086 Description of Functional Blocks a) Looping Data TSa TSb TSc TSd DU CDA10 CDA11 CDA20 CDA21 .TSS: TSa TSb .DPS '0' '0' .SWAP '0' b) Shifting Data TSa TSb DD TSc '1' '0' TSc TSd TSd '1' DU CDA10 CDA11 CDA20 CDA21 DD .TSS: TSa TSb .DPS '0' '1' .SWAP '1' c) Switching Data TSa TSb TSc '0' '1' TSc TSd TSd '1' DU CDA10 CDA11 CDA20 CDA21 DD .TSS: TSa TSb .DPS '0' '0' .SWAP '1' Figure 50 TSc '1' '1' TSd '1' Examples for Data Access via CDAxy Registers a) Looping Data b) Shifting (Switching) Data c) Switching and Looping Data Data Sheet 99 2003-01-30 ISAC-SX PEB 3086 Description of Functional Blocks Figure 51 shows the timing of looping TSa from DU to DD (a = 0...11) via CDAxy register. TSa is read in the CDAxy register from DU and is written one frame later on DD. . a = 0...11 FSC DU TSa TSa CDAxy STI RD STOV ACK WR C *) DD TSa TSa *) if access by the C is required Figure 51 Data Access when Looping TSa from DU to DD Figure 52 shows the timing of shifting data from TSa to TSb on DU (DD). In Figure 52a) shifting is done in one frame because TSa and TSb didn't succeed direct one another (a, b = 0...9 and b a+2. In Figure 52b) shifting is done from one frame to the following frame. This is the case when the time slots succeed one other (b = a+1) or b is smaller than a (b < a). At looping and shifting the data can be accessed by the controller between the synchronous transfer interrupt (STI) and the status overflow interrupt (STOV). STI and STOV are explained in the section 'Synchronous Transfer'. If there is no controller intervention the looping and shifting is done autonomous. Data Sheet 100 2003-01-30 ISAC-SX PEB 3086 Description of Functional Blocks a) Shifting TSa (R) TSb within one frame (a,b: 0...11 and b a+2) FSC DU (DD) TSa TSb TSa CDAxy STI RD WR STOV STI C *) b) Shifting TSa (R) TSb in the next frame (a,b: 0...11 and (b = a+1 or b DU (DD) ACK TSa TSb TSa TSb CDAxy STI RD STOV WR C *) *) if access by the C is required ACK Figure 52 Data Access when Shifting TSa to TSb on DU (DD) Data Sheet 101 2003-01-30 ISAC-SX PEB 3086 Description of Functional Blocks Monitoring Data Figure 53 gives an example for monitoring of two IOM-2 time slots each on DU or DD simultaneously. For monitoring on DU and/or DD the channel registers with even numbers (CDA10, CDA20) are assigned to time slots with even numbers TS(2n) and the channel registers with odd numbers (CDA11, CDA21) are assigned to time slots with odd numbers TS(2n+1). The user has to take care of this restriction by programming the appropriate time slots.. . a) Monitoring Data EN_O: '0' CDA_CR1. EN_I: '1' DPS: '0' TSS: TS(2n) '0' '1' '0' TS(2n+1) DU CDA10 CDA20 CDA11 CDA21 TSS: TS(2n) CDA_CR2. DPS: '1' EN_I: '1' EN_O: '0' TS(2n+1) '1' '1' '0' DD Figure 53 Example for Monitoring Data Monitoring TIC Bus Monitoring the TIC bus (TS11) is handled as a special case. The TIC bus can be monitored with the registers CDAx0 by setting the EN_TBM (Enable TIC Bus Monitoring) bit in the control registers CRx. In this special case the TSDPx0 must be set to 08h for monitoring from DU or 88h for monitoring from DD respectively. By this it is possible to monitor the TIC bus (TS11) and the odd numbered D-channel (TS3) simultaneously on DU and DD. Data Sheet 102 2003-01-30 ISAC-SX PEB 3086 Description of Functional Blocks Synchronous Transfer While looping, shifting and switching the data can be accessed by the controller between the synchronous transfer interrupt (STI) and the status overflow interrupt (STOV). The microcontroller access to the CDAxy registers can be synchronized by means of four programmable synchronous transfer interrupts (STIxy)1) and synchronous transfer overflow interrupts (STOVxy)2) in the STI register. Depending on the DPS bit in the corresponding CDA_TSDPxy register the STIxy is generated two (for DPS='0') or one (for DPS='1') BCL clock after the selected time slot (CDA_TSDPxy.TSS). One BCL clock is equivalent to two DCL clocks. In the following description the index xy0 and xy1 are used to refer to two different interrupt pairs (STI/STOV) out of the four CDA interrupt pairs (STI10/STOV10, STI11/ STOV11, STI20/STOV20, STI21/STOV21). An STOVxy0 is related to its STIxy0 and is only generated if STIxy0 is enabled and not acknowledged. However, if STIxy0 is masked, the STOVxy0 is generated for any other STIxy1 which is enabled and not acknowledged. Table 10 gives some examples for that. It is assumed that an STOV interrupt is only generated because an STI interrupt was not acknowledged before. In example 1 only the STIxy0 is enabled and thus STIxy0 is only generated. If no STI is enabled, no interrupt will be generated even if STOV is enabled (example 2). In example 3 STIxy0 is enabled and generated and the corresponding STOVxy0 is disabled. STIxy1 is disabled but its STOVxy1 is enabled, and therefore STOVxy1 is generated due to STIxy0. In example 4 additionally the corresponding STOVxy0 is enabled, so STOVxy0 and STOVxy1 are both generated due to STIxy0. In example 5 additionally the STIxy1 is enabled with the result that STOVxy0 is only generated due to STIxy0 and STOVxy1 is only generated due to STIxy1. Compared to the previous example STOVxy0 is disabled in example 6, so STOVxy0 is not generated and STOVxy1 is only generated for STIxy1 but not for STIxy0. Compared to example 5 in example 7 a third STOVxy2 is enabled and thus STOVxy2 is generated additionally for both STIxy0 and STIxy1. 1) In order to enable the STI interrupts the input of the corresponding CDA register has to be enabled. This is also valid if only a synchronous write access is wanted. The enabling of the output alone does not effect an STI interrupt. 2) In order to enable the STOV interrupts the output of the corresponding CDA register has to be enabled. This is also valid if only a synchronous read access is wanted. The enabling of the input alone does not effect an interrupt. Data Sheet 103 2003-01-30 ISAC-SX PEB 3086 Description of Functional Blocks Table 10 Examples for Synchronous Transfer Interrupts Generated Interrupts (Register STI) STI xy0 xy0 xy0 xy0 xy1 xy0 xy1 xy0 xy1 STOV xy1 xy0 ; xy1 xy0 xy1 xy1 xy0 ; xy2 xy1 ; xy2 Example 1 Example 2 Example 3 Example 4 Example 5 Example 6 Example 7 Enabled Interrupts (Register MSTI) STI xy0 xy0 xy0 xy0 ; xy1 xy0 ; xy1 xy0 ; xy1 STOV xy0 xy1 xy0 ; xy1 xy0 ; xy1 xy1 xy0 ; xy1 ; xy2 An STOV interrupt is not generated if all stimulating STI interrupts are acknowledged. An STIxy must be acknowledged by setting the ACKxy bit in the ASTI register until two BCL clocks (for DPS='0') or one BCL clocks (for DPS='1') before the time slot which is selected for the appropriate STIxy. The interrupt structure of the synchronous transfer is shown in Figure 54. . MASK ICB ST CIC WOV TRAN MOS ICD ISTA ICB ST CIC WOV TRAN MOS ICD MSTI STOV21 STOV20 STOV11 STOV10 STI21 STI20 STI11 STI10 STI STOV21 STOV20 STOV11 STOV10 STI21 STI20 STI11 STI10 ASTI ACK21 ACK20 ACK11 ACK10 Interrupt Figure 54 Interrupt Structure of the Synchronous Data Transfer Data Sheet 104 2003-01-30 ISAC-SX PEB 3086 Description of Functional Blocks Figure 55 shows some examples based on the timeslot structure. Figure a) shows at which point in time an STI and STOV interrrupt is generated for a specific timeslot. Figure b) is identical to example 3 above, figure c) corresponds to example 5 and figure d) shows example 4. . : STI interrupt generated : STOV interrupt generated for a not acknowledged STI interrupt a) Interrupts for data access to time slot 0 (B1 after reset), MSTI.STI10 and MSTI.STOV10 enabled xy: CDA_TDSPxy.TSS: MSTI.STIxy: MSTI.STOVxy: 10 TS0 '0' '0' 11 TS1 '1' '1' TS2 TS3 21 TS5 '1' '1' TS4 TS5 TS6 TS7 TS8 20 TS11 '1' '1' TS9 TS10 TS11 TS0 TS11 TS0 TS1 b) Interrupts for data access to time slot 0 (B1 after reset), STOV interrupt used as flag for "intermediate CDA access"; MSTI.STI10 and MSTI.STOV21 enabled xy: CDA_TDSPxy.TSS: MSTI.STIxy: MSTI.STOVxy: 10 TS0 '0' '1' 11 TS1 '1' '1' TS2 TS3 21 TS5 '1' '0' TS4 TS5 TS6 TS7 TS8 20 TS11 '1' '1' TS9 TS10 TS11 TS0 TS11 TS0 TS1 c) Interrupts for data access to time slot 0 and 5, MSTI.STI10, MSTI.STOV10, MSTI.STI21 and MSTI.STOV21 enabled xy: CDA_TDSPxy.TSS: MSTI.STIxy: MSTI.STOVxy: 10 TS0 '0' '0' 11 TS1 '1' '1' TS2 TS3 21 TS5 '0' '0' TS4 TS5 TS6 TS7 TS8 20 TS11 '1' '1' TS9 TS10 TS11 TS0 TS11 TS0 TS1 d) Interrupts for data access to time slot 0 (B1 after reset), STOV21 interrupt used as flag for "intermiediate CDA access", STOV10 interrupt used as flag for "CDA access failed"; MSTI.STI10, MSTI.STOV10 and MSTI.STOV21 enabled xy: CDA_TDSPxy.TSS: MSTI.STIxy: MSTI.STOVxy: 10 TS0 '0' '0' 11 TS1 '1' '1' TS2 TS3 21 TS5 '1' '0' TS4 TS5 TS6 TS7 TS8 20 TS11 '1' '1' TS9 TS10 TS11 TS0 TS11 TS0 TS1 sti_stov.vsd Figure 55 Examples for the Synchronous Transfer Interrupt Control with one enabled STIxy Data Sheet 105 2003-01-30 ISAC-SX PEB 3086 Description of Functional Blocks Restrictions Concerning Monitoring and Shifting Data Due to the hardware design, there are some restrictions for the CDA shifting data function and for the CDA monitoring data function. The selection of the CDA registers is restricted if other functional blocks of the ISAC-SX (transceiver cores, HDLC controllers, CI handler, Monitor handler, TIC bus etc.) access the corresponding timeslot. If no functional block is assigned to a certain timeslot, any CDA register can be used for monitoring or shifting it. If a timeslot is already occupied by a functional block in a certain transmission direction, only CDA registers with odd numbers (CDA11/21) can be assigned to odd timeslots and CDA registers with even numbers (CDA10/20) can be assigned to even timeslots in the same transmission direction. For the other transmission direction every CDA register can be used. (Example: If TS 5 is already occupied in DD direction, only CDA11 and 21 can be used for monitoring it. For monitoring TS 5 in DU direction, also CDA10 or CDA20 could be used.) If above guideline is not considered, data can be overwritten in corresponding timeslots. In this context no general rules can be derived in which way the data are overwritten. The usage of the looping data and switching data functions are unrestricted. Restrictions Concerning Read/Write Access If data shall be read out from a certain transmission direction and other data shall be written in the opposite transmission direction in the same timeslot, only special CDA register combinations can be used. The correct behavior can be achieved with the following CDA register combinations: Table 11 CDA Register Combinations with Correct Read/Write Access 1 2 CDA11 CDA21 3 CDA20 CDA10 4 CDA21 CDA11 CDA Register Combination Data of the downstream timeslot is read by CDA10 Data is written to the upstream timeslot from CDA20 With other register combinations unintended loops or erroneous monitorings can occur or wrong data is written to the IOM interface. Unexpected Write/Read Behavior of CDA Registers If inputs and outputs are disabled, the programmed values of CDA10/11/20/21 registers cannot be read back. Instead of the expected value the content of the previous programming can be read out. The programmed value (5AH in the following example) will be fetched if the output is enabled. Data Sheet 106 2003-01-30 ISAC-SX PEB 3086 Description of Functional Blocks Example: w CDA1_CR = 00H (inputs and outputs are disabled) w CDA10 = 5AH (example) r CDA10 = FFH (old value of previous programming) w CDA1_CR = 02H (output of CDA10 is enabled) r CDA10 = 5AH (the programmed value can be read back) 3.7.2 Serial Data Strobe Signal and Strobed Data Clock For time slot oriented standard devices connected to the IOM-2 interface the ISAC-SX provides two independent data strobe signals SDS1 and SDS2. Instead of a data strobe signal a strobed IOM-2 bit clock can be provided on pin SDS1 and SDS2. 3.7.2.1 Serial Data Strobe Signal The two strobe signals can be generated with every 8-kHz frame and are controlled by the registers SDS1/2_CR. By programming the TSS bits and three enable bits (ENS_TSS, ENS_TSS+1, ENS_TSS+3) a data strobe can be generated for the IOM-2 time slots TS, TS+1 and TS+3 and any combination of them. The data strobes for TS and TS+1 are always 8 bits long (bit7 to bit0) whereas the data strobe for TS+3 is always 2 bits long (bit7, bit6). Figure 56 shows three examples for the generation of a strobe signal. In example 1 the SDS is active during channel B2 on IOM-2 whereas in the second example during IC2 and MON1. The third example shows a strobe signal for 2B+D channels which can be used e.g. for an IDSL (144kbit/s) transmission. Data Sheet 107 2003-01-30 ISAC-SX PEB 3086 Description of Functional Blocks FSC DD,DU B1 TS0 B2 TS1 MON0 TS2 MM RX D CI0 IC1 TS4 IC2 MON1 TS5 TS6 CI1 MM RX TS3 TS7 TS8 TS9 TS10 TS11 TS0 TS1 SDS1,2 (Example1) SDS1,2 (Example2) SDS1,2 (Example3) Example 1: TSS ENS_TSS ENS_TSS+1 ENS_TSS+3 TSS ENS_TSS ENS_TSS+1 ENS_TSS+3 TSS ENS_TSS ENS_TSS+1 ENS_TSS+3 = '0H' = '0' = '1' = '0' = '5H' = '1' = '1' = '0' = '0H' = '1' = '1' = '1' Example 2: Example 3: strobe.vsd For all examples SDS_CONF.SDS1/2_BCL must be set to "0". Figure 56 Data Strobe Signal Data Sheet 108 2003-01-30 ISAC-SX PEB 3086 Description of Functional Blocks 3.7.2.2 Strobed IOM-2 Bit Clock The strobed IOM-2 bit clock is active during the programmed window. Outside the programmed window a '0' is driven. Two examples are shown in Figure 57. FSC DD,DU B1 TS0 B2 TS1 MON0 D CI0 R X IC1 TS2 TS3 TS4 MM IC2 MON1 TS5 TS6 CI1 MM RX TS7 TS8 TS9 TS10 TS11 TS0 TS1 SDS1 (Example1) SDS1 (Example2) Setting of SDS1_CR: Example 1: TSS ENS_TSS ENS_TSS+1 ENS_TSS+3 TSS ENS_TSS ENS_TSS+1 ENS_TSS+3 = '0H' = '0' = '0' = '1' = '5H' = '1' = '1' = '0' Example 2: bcl_strobed.vsd For all examples SDS_CONF.SDS1_BCL must be set to "1". Figure 57 Strobed IOM-2 Bit Clock. Register SDS_CONF Programmed to 01H The strobed bit clock can be enabled in SDS_CONF.SDS1/2_BCL. Data Sheet 109 2003-01-30 ISAC-SX PEB 3086 Description of Functional Blocks 3.7.3 IOM-2 Monitor Channel The IOM-2 MONITOR channel (see Figure 58) is utilized for information exchange in the MONITOR channel between a master mode device and a slave mode device. The MONTIOR channel data can be controlled by the bits in the MONITOR control register (MON_CR). For the transmission of the MONITOR data one of the IOM-2 channels (3 IOM-2 channels in TE mode, 8 channels in non TE mode) can be selected by setting the MONITOR channel selection bits (MCS) in the MONITOR control register (MON_CR). The DPS bit in the same register selects between an output on DU or DD respectively and with EN_MON the MONITOR data can be enabled/disabled. The default value is MONITOR channel 0 (MON0) enabled and transmission on DD. IOM-2 MONITOR Channel IOM-2 MONITOR Channel V/D Module (e.g. ARCOFI-BA) MONITOR Handler V/D Module (e.g. ISAR34) MONITOR Handler Layer 1 Layer 1 C Master Device Slave Device C IOM-2 MONITOR Channel V/D Module (e.g. ISAR34) MONITOR Handler Layer 1 C C Data Exchange between two C Systems 3086_08 Figure 58 Examples of MONITOR Channel Applications in IOM -2 TE Mode The MONITOR channel of the ISAC-SX can be used in following applications which are illustrated in Figure 58: * As a master device the ISAC-SX can program and control other devices attached to the IOM-2 which do not need a parallel microcontroller interface e.g. ARCOFI-BA PSB 2161. This facilitates redesigning existing terminal designs in which e.g. an interface of an expansion slot is realized with IOM-2 interface and monitor programming. Data Sheet 110 2003-01-30 ISAC-SX PEB 3086 Description of Functional Blocks * As a slave device the transceiver part of the ISAC-SX is programmed and controlled from a master device on IOM-2 (e.g. ISAR 34 PSB 7115). This is used in applications where no microcontroller is connected directly to the ISAC-SX in order to simplify host interface connection. The HDLC controlling is processed by the master device therefore the HDLC data is transferred via IOM-2 interface directly to the master device. * For data exchange between two microcontroller systems attached to two different devices on one IOM-2 backplane. Use of the MONITOR channel avoids the necessity of a dedicated serial communication path between the two systems. This simplifies the system design of terminal equipment. 3.7.3.1 Handshake Procedure The MONITOR channel operates on an asynchronous basis. While data transfers on the bus take place synchronized to frame sync, the flow of data is controlled by a handshake procedure using the MONITOR Channel Receive (MR) and MONITOR Channel Transmit (MX) bits. Data is placed onto the MONITOR channel and the MX bit is activated. This data will be transmitted once per 8-kHz frame until the transfer is acknowledged via the MR bit. The MONITOR channel protocol is described in the following section and Figure 59 illustrates this. The relevant control and status bits for transmission and reception are listed in Table 12 and Table 13. Table 12 Control/ Status Bit Control Status Transmit Direction Register MOCR MOSR MSTA Table 13 Control/ Status Bit Control Status Bit MXC MIE MDA MAB MAC Function MX Bit Control Transmit Interrupt Enable Data Acknowledged Data Abort Transmission Active Receive Direction Register MOCR MOSR Bit MRC MRE MDR MER Function MR Bit Control Receive Interrupt Enable Data Received End of Reception Data Sheet 111 2003-01-30 ISAC-SX PEB 3086 Description of Functional Blocks P Transmitter MON MX 1 1 0 0 1 0 0 0 1 0 0 0 1 1 1 1 Receiver MR 1 1 1 0 0 0 1 0 0 0 1 0 0 0 1 1 ITD10032 P MIE = 1 MOX = ADR MXC = 1 MAC = 1 MDA Int. MOX = DATA1 FF FF ADR ADR DATA1 DATA1 DATA1 DATA1 DATA2 DATA2 DATA2 DATA2 FF FF FF FF 125 s MDR Int. RD MOR (=ADR) MRC = 1 MDR Int. RD MOR (=DATA1) MDA Int. MOX = DATA2 MDR Int. RD MOR (=DATA2) MDA Int. MXC = 0 MER Int. MRC = 0 MAC = 0 Figure 59 MONITOR Channel Protocol (IOM-2) Data Sheet 112 2003-01-30 ISAC-SX PEB 3086 Description of Functional Blocks Before starting a transmission, the microprocessor should verify that the transmitter is inactive, i.e. that a possible previous transmission has been terminated. This is indicated by a '0' in the MONITOR Channel Active MAC status bit. After having written the MONITOR Data Transmit (MOX) register, the microprocessor sets the MONITOR Transmit Control bit MXC to '1'. This enables the MX bit to go active (0), indicating the presence of valid MONITOR data (contents of MOX) in the corresponding frame. As a result, the receiving device stores the MONITOR byte in its MONITOR Receive MOR register and generates an MDR interrupt status. Alerted by the MDR interrupt, the microprocessor reads the MONITOR Receive (MOR) register. When it is ready to accept data (e.g. based on the value in MOR, which in a point-to-multipoint application might be the address of the destination device), it sets the MR control bit MRC to '1' to enable the receiver to store succeeding MONITOR channel bytes and acknowledge them according to the MONITOR channel protocol. In addition, it enables other MONITOR channel interrupts by setting MONITOR Interrupt Enable (MIE) to '1'. As a result, the first MONITOR byte is acknowledged by the receiving device setting the MR bit to '0'. This causes a MONITOR Data Acknowledge MDA interrupt status at the transmitter. A new MONITOR data byte can now be written by the microprocessor in MOX. The MX bit is still in the active (0) state. The transmitter indicates a new byte in the MONITOR channel by returning the MX bit active after sending it once in the inactive state. As a result, the receiver stores the MONITOR byte in MOR and generates a new MDR interrupt status. When the microprocessor has read the MOR register, the receiver acknowledges the data by returning the MR bit active after sending it once in the inactive state. This in turn causes the transmitter to generate an MDA interrupt status. This "MDA interrupt - write data - MDR interrupt - read data - MDA interrupt" handshake is repeated as long as the transmitter has data to send. Note that the MONITOR channel protocol imposes no maximum reaction times to the microprocessor. When the last byte has been acknowledged by the receiver (MDA interrupt status), the microprocessor sets the MONITOR Transmit Control bit MXC to '0'. This enforces an inactive ('1') state in the MX bit. Two frames of MX inactive signifies the end of a message. Thus, a MONITOR Channel End of Reception MER interrupt status is generated by the receiver when the MX bit is received in the inactive state in two consecutive frames. As a result, the microprocessor sets the MR control bit MRC to 0, which in turn enforces an inactive state in the MR bit. This marks the end of the transmission, making the MONITOR Channel Active MAC bit return to '0'. During a transmission process, it is possible for the receiver to ask a transmission to be aborted by sending an inactive MR bit value in two consecutive frames. This is effected by the microprocessor writing the MR control bit MRC to '0'. An aborted transmission is indicated by a MONITOR Channel Data Abort MAB interrupt status at the transmitter. The MONITOR transfer protocol rules are summarized in the following section: Data Sheet 113 2003-01-30 ISAC-SX PEB 3086 Description of Functional Blocks * A pair of MX and MR in the inactive state for two or more consecutive frames indicates an idle state or an end of transmission. * A start of a transmission is initiated by the transmitter by setting the MXC bit to '1' enabling the internal MX control. The receiver acknowledges the received first byte by setting the MR control bit to '1' enabling the internal MR control. * The internal MX,MR control indicates or acknowledges a new byte in the MON slot by toggling MX,MR from the active to the inactive state for one frame. * Two frames with the MX-bit in the inactive state indicate the end of transmission. * Two frames with the MR-bit set to inactive indicate a receiver request for abort. * The transmitter can delay a transmission sequence by sending the same byte continuously. In that case the MX-bit remains active in the IOM-2 frame following the first byte occurrence. Delaying a transmission sequence is only possible while the receiver MR-bit and the transmitter MX-bit are active. * Since a double last-look criterion is implemented the receiver is able to receive the MON slot data at least twice (in two consecutive frames), the receiver waits for the acknowledge of the reception of two identical bytes in two successive frames. * To control this handshake procedure a collision detection mechanism is implemented in the transmitter. This is done by making a collision check per bit on the transmitted MONITOR data and the MX bit. * Monitor data will be transmitted repeatedly until its reception is acknowledged or the transmission time-out timer expires. * Two frames with the MX bit in the inactive state indicates the end of a message (EOM). * Transmission and reception of monitor messages can be performed simultaneously. This feature is used by the ISAC-SX to send back the response before the transmission from the controller is completed (the ISAC-SX does not wait for EOM from controller). 3.7.3.2 Error Treatment In case the ISAC-SX does not detect identical monitor messages in two successive frames, transmission is not aborted. Instead the ISAC-SX will wait until two identical bytes are received in succession. A transmission is aborted of the ISAC-SX if * an error in the MR handshaking occurs * a collision on the IOM-2 bus of the MONITOR data or MX bit occurs * the transmission time-out timer expires A reception is aborted by the device if * an error in the MX handshaking occurs or * an abort request from the opposite device occurs Data Sheet 114 2003-01-30 ISAC-SX PEB 3086 Description of Functional Blocks MX/MR Treatment in Error Case In the master mode the MX/MR bits are under control of the microcontroller through MXC or MRC, respectively. An abort is indicated by an MAB interrupt or MER interrupt, respectively. In the slave mode the MX/MR bits are under control of the device. An abort is always indicated by setting the MX/MR bit inactive for two or more IOM-2 frames. The controller must react with EOM. Figure 60 shows an example for an abort requested by the receiver, Figure 61 shows an example for an abort requested by the transmitter and Figure 62 shows an example for a successful transmission. IOM -2 Frame No. MX (DU) MR (DD) 1 0 1 0 1 2 3 4 5 6 EOM 7 Abort Request from Receiver mon_rec-abort.vsd Figure 60 Monitor Channel, Transmission Abort requested by the Receiver IOM -2 Frame No. MR (DU) MX (DD) 1 0 1 0 1 2 3 4 5 6 EOM 7 Abort Request from Transmitter mon_tx-abort.vsd Figure 61 Monitor Channel, Transmission Abort requested by the Transmitter Data Sheet 115 2003-01-30 ISAC-SX PEB 3086 Description of Functional Blocks IOM -2 Frame No. MR (DU) MX (DD) 1 0 1 0 1 2 3 4 5 6 7 EOM 8 mon_norm.vsd Figure 62 Monitor Channel, Normal End of Transmission 3.7.3.3 MONITOR Channel Programming as a Master Device As a master device the ISAC-SX can program and control other devices attached to the IOM-2 interface. The master mode is selected by default if one of the possible microcontroller interfaces are selected. The monitor data is written by the microprocessor in the MOX register and transmitted via IOM-2 DD (DU) line to the programmed/controlled device e.g. ARCOFI-BA PSB 2161 or IEC-Q TE PSB 21911. The transfer of the commands in the MON channel is regulated by the handshake protocol mechanism with MX, MR which is described in the previous chapter Chapter 3.7.3.1. If the transmitted command was a read command the slave device responds by sending the requested data. The data structure of the transmitted monitor message depends on the device which is programmed. Therefore the first byte of the message is a specific address code which contains in the higher nibble a MONITOR channel address to identify different devices. The length of the messages depends on the accessed device and the type of MONITOR command. Data Sheet 116 2003-01-30 ISAC-SX PEB 3086 Description of Functional Blocks 3.7.3.4 MONITOR Channel Programming as a Slave Device In applications without direct host controller connection the ISAC-SX must operate in the MONITOR slave mode which can be selected by pinstrapping the microcontroller interface pins according Table 3 respectively in Chapter 3.2. As a slave device the transceiver part of the ISAC-SX is programmed and controlled by a master device at the IOM-2 interface. All programming data required by the ISAC-SX is received in the MONITOR time slot on the IOM-2 and is transferred in the MOR register. The transfer of the commands in the MON channel is regulated by the handshake protocol mechanism with MX, MR which is described in the previous Chapter 3.7.3.1. The first byte of the MONITOR message must contain in the higher nibble the MONITOR channel address code which is '1010' for the ISAC-SX. The lower nibble distinguishes between a programming command or an identification command. Identification Command In order to be able to identify unambiguously different hardware designs of the ISAC-SX by software, the following identification command is used: DD 1st byte value DD 2nd byte value 1 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 The ISAC-SX responds to this DD identification sequence by sending a DU identification sequence: DU 1st byte value DU 2nd byte value 1 0 0 1 1 0 0 0 0 0 DESIGN DESIGN:six bit code, specific for each device in order to identify differences in operation e.g. 000001: ISAC-SX PEB 3086 V 1.4 This identification sequence is usually done once, when the terminal is connected for the first time. This function is used so that the software can distinguish between different possible hardware configurations. However this sequence is not compulsory. Data Sheet 117 2003-01-30 ISAC-SX PEB 3086 Description of Functional Blocks Programming Sequence The programming sequence is characterized by a '1' being sent in the lower nibble of the received address code. The data structure after this first byte and the principle of a read/ write access to a register is similar to the structure of the serial control interface described in Chapter 3.2.1.1. For write access the header 43H/47H can be used and for read access the header 40H/44H. DD 1st byte value DD 2nd byte value DD 3rd byte value DD 4th byte value DD (nth + 3) byte value R/W 1 0 1 0 0 0 0 1 Header Byte Register Address Data 1 Data n All registers can be read back when setting the R/W bit in the byte for the command/ register address. The ISAC-SX responds by sending its IOM-2 specific address byte (A1h) followed by the requested data. Note: Application Hint: It is not allowed to disable the MX- and MR-control in the programming device at the same time! First, the MX-control must be disabled, then the mC has to wait for an End of Reception before the MR-control may be disabled. Otherwise, the ISAC-SX does not recognize an End of Reception. 3.7.3.5 Monitor Time-Out Procedure To prevent lock-up situations in a MONITOR transmission a time-out procedure can be enabled by setting the time-out bit (TOUT) in the MONITOR configuration register (MCONF). An internal timer is always started when the transmitter must wait for the reply of the addressed device. After 5 ms without reply the timer expires and the transmission will be aborted with a EOM (End of Message) command by setting the MX bit to '1' for two consecutive IOM-2 frames. Data Sheet 118 2003-01-30 ISAC-SX PEB 3086 Description of Functional Blocks 3.7.3.6 MONITOR Interrupt Logic Figure 63 shows the MONITOR interrupt structure of the ISAC-SX. The MONITOR Data Receive interrupt status MDR has two enable bits, MONITOR Receive interrupt Enable (MRE) and MR bit Control (MRC). The MONITOR channel End of Reception MER, MONITOR channel Data Acknowledged MDA and MONITOR channel Data Abort MAB interrupt status bits have a common enable bit MONITOR Interrupt Enable MIE. MRE prevents the occurrence of MDR status, including when the first byte of a packet is received. When MRE is active (1) but MRC is inactive, the MDR interrupt status is generated only for the first byte of a receive packet. When both MRE and MRC are active, MDR is always generated and all received MONITOR bytes - marked by a 1-to-0 transition in MX bit - are stored. (Additionally, an active MRC enables the control of the MR handshake bit according to the MONITOR channel protocol.) MASK ICB ST CIC WOV TRAN MOS ICD ISTA ICB ST CIC WOV TRAN MOS ICD MRE MIE MOCR MDR MER MDA MAB MOSR Interrupt Figure 63 MONITOR Interrupt Structure 3.7.4 C/I Channel Handling The Command/Indication channel carries real-time status information between the ISAC-SX and another device connected to the IOM-2 interface. 1. One C/I channel (called C/I0) conveys the commands and indications between the layer-1 and the layer-2 parts of the ISAC-SX. It can be accessed by an external layer2 device e.g. to control the layer-1 activation/deactivation procedures. C/I0 channel access may be arbitrated via the TIC bus access protocol. In this case the arbitration is done in IOM-2 channel 2 (see Figure 46). The C/I0 channel is accessed via register CIR0 (in receive direction, layer-1 to layer-2) and register CIX0 (in transmit direction, layer-2 to layer-1). The C/I0 code is four bits long. A listing and explanation of the layer-1 C/I codes can be found in Chapter 3.5.4. Data Sheet 119 2003-01-30 ISAC-SX PEB 3086 Description of Functional Blocks In the receive direction, the code from layer-1 is continuously monitored, with an interrupt being generated anytime a change occurs (ISTA.CIC). A new code must be found in two consecutive IOM-2 frames to be considered valid and to trigger a C/I code change interrupt status (double last look criterion). In the transmit direction, the code written in CIX0 is continuously transmitted in C/I0. 2. A second C/I channel (called C/I1) can be used to convey real time status information between the ISAC-SX and various non-layer-1 peripheral devices e.g. PSB 2161 ARCOFI-BA. The C/I1 channel consists of four or six bits in each direction.The width can be changed from 4bit to 6bit by setting bit CIX1.CICW. In 4-bit mode 6-bits are written whereby the higher 2 bits must be set to "1" and 6-bits are read whereby only the 4 LSBs are used for comparison and interrupt generation (i.e. the higher two bits are ignored). The C/I1 channel is accessed via registers CIR1 and CIX1. A change in the received C/I1 code is indicated by an interrupt status without double last look criterion. CIC Interrupt Logic Figure 64 shows the CIC interrupt structure. A CIC interrupt may originate - from a change in received C/I channel 0 code (CIC0) or - from a change in received C/I channel 1 code (CIC 1). The two corresponding status bits CIC0 and CIC1 are read in CIR0 register. CIC1 can be individually disabled by clearing the enable bit CI1E in the CIX1 register. In this case the occurrence of a code change in CIR1 will not be displayed by CIC1 until the corresponding enable bit has been set to one. Bits CIC0 and CIC1 are cleared by a read of CIR0. An interrupt status is indicated every time a valid new code is loaded in CIR0 or CIR1. The CIR0 is buffered with a FIFO size of two. If a second code change occurs in the received C/I channel 0 before the first one has been read, immediately after reading of CIR0 a new interrupt will be generated and the new code will be stored in CIR0. If several consecutive codes are detected, only the first and the last code is obtained at the first and second register read, respectively. For CIR1 no FIFO is available. The actual code of the received C/I channel 1 is always stored in CIR1. Data Sheet 120 2003-01-30 ISAC-SX PEB 3086 Description of Functional Blocks MASK ICB ST CIC WOV TRAN MOS ICD ISTA ICB ST CIC WOV TRAN MOS ICD CI1E CIX1 CIC0 CIC1 CIR0 Interrupt Figure 64 CIC Interrupt Structure 3.7.5 D-Channel Access Control D-channel access control is defined to guarantee all connected TEs and HDLC controllers a fair chance to transmit data in the D-channel. Collisions are possible * on the IOM-2 interface if there is more than one HDLC controller connected or * on the S-interface when there is more than one terminal connected in a point to multipoint configuration (NT (R) TE1 ... TE8). Both arbitration mechanisms are implemented in the ISAC-SX and will be described in the following two chapters. 3.7.5.1 TIC Bus D-Channel Access Control The TIC bus is imlemented to organize the access to the layer-1 functions provided in the ISAC-SX (C/I-channel) and to the D-channel from up to 7 external communication controllers (see Figure 65). Note: The TIC Bus can be used in TE/iNT mode only. In other modes it has to be switched off in order not to disturb the layer-1 control and the HDLC controller. This is done by setting bit DIM 1 in register Mode D and bit 4 in register IOM_CR. For more details please refer to the application note "Reconfigurable PBX". To this effect the outputs of the D-channel controllers (e.g. ICC - ISDN Communication Controller PEB 2070) are wired-or (negative logic, i.e. a "0" wins) and connected to pin DU. The inputs of the ICCs are connected to pin DD. External pull-up resistors on DU/ DD are required. The arbitration mechanism must be activated by setting MODED.DIM2-0=00x. Data Sheet 121 2003-01-30 ISAC-SX PEB 3086 Description of Functional Blocks ICC (7) . . . ICC (2) ICC (1) S-Interface D-channel control Stransceiver NT U-Interface TIC-Bus on IOM-2 3086_09 Figure 65 Applications of TIC Bus in IOM-2 Bus Configuration The arbitration mechanism is implemented in the last octet in IOM-2 channel 2 of the IOM-2 interface (see Figure 66). An access request to the TIC bus may either be generated by software (P access to the C/I channel) or by the ISAC-SX itself (transmission of an HDLC frame in the D-channel). A software access request to the bus is effected by setting the BAC bit (CIX0 register) to '1'. In the case of an access request, the ISAC-SX checks the Bus Accessed-bit BAC (bit 5 of last octet of CH2 on DU, see Figure 66) for the status "bus free", which is indicated by a logical '1'. If the bus is free, the ISAC-SX transmits its individual TIC bus address TAD programmed in the CIX0 register (CIX0.TBA2-0). The ISAC-SX sends its TIC bus address TAD and compares it bit by bit with the value on DU. If a sent bit set to '1' is read back as '0' because of the access of another D-channel source with a lower TAD, the ISAC-SX withdraws immediately from the TIC bus, i.e. the remaining TAD bits are not transmitted. The TIC bus is occupied by the device which sends its address error-free. If more than one device attempt to seize the bus simultaneously, the one with the lowest address values wins. This one will set BAC=0 on TIC bus and starts D-channel transmission in the same frame. Data Sheet 122 2003-01-30 ISAC-SX PEB 3086 Description of Functional Blocks DU Figure 66 Structure of Last Octet of Ch2 on DU When the TIC bus is seized by the ISAC-SX, the bus is identified to other devices as occupied via the DU Ch2 Bus Accessed-bit state '0' until the access request is withdrawn. After a successful bus access, the ISAC-SX is automatically set into a lower priority class, that is, a new bus access cannot be performed until the status "bus free" is indicated in two successive frames. If none of the devices connected to the IOM-2 interface request access to the D and C/ I channels, the TIC bus address 7 will be present. The device with this address will therefore have access, by default, to the D and C/I channels. Note: Bit BAC (CIX0 register) should be reset by the mP when access to the C/I channels is no more requested, to grant other devices access to the D and C/I channels. 3.7.5.2 S-Bus Priority Mechanism for D-Channel The S-bus access procedure specified in ITU I.430 was defined to organize D-channel access with multiple TEs connected to a single S-bus (see Figure 68). To implement collision detection the D (channel) and E (echo) bits are used. The D-channel S-bus condition is indicated towards the IOM-2 interface with the S/G bit, i.e. the availability of the S/T interface D channel is indicated in bit 5 "Stop/Go" (S/G) of the DD last octet of Ch2 channel (Figure 67). S/G = 1 : stop S/G = 0 : go Data Sheet 123 2003-01-30 ISAC-SX PEB 3086 Description of Functional Blocks MR MX MR MX IC2 MON1 CI1 S/G A/B DD B1 B2 MON0 D CI0 IC1 ITD09693 E E S/G A/B Stop/Go Available/Blocked Figure 67 Structure of Last Octet of Ch2 on DD The Stop/Go bit is available to other layer-2 devices connected to the IOM-2 interface to determine if they can access the S/T bus D channel. The access to the D-channel is controlled by a priority mechanism which ensures that all competing TEs are given a fair access chance. This priority mechanism discriminates among the kind of information exchanged and information exchange history: Layer-2 frames are transmitted in such a way that signalling information is given priority (priority class 1) over all other types of information exchange (priority class 2). Furthermore, once a TE having successfully completed the transmission of a frame, it is assigned a lower level of priority of that class. The TE is given back its normal level within a priority class when all TEs have had an opportunity to transmit information at the normal level of that priority class. The priority mechanism is based on a rather simple method: A TE not transmitting layer2 frames sends binary 1s on the D-channel. As layer-2 frames are delimited by flags consisting of the binary pattern "01111110" and zero bit insertion is used to prevent flag imitation, the D-channel may be considered idle if more than seven consecutive 1s are detected on the D-channel. Hence by monitoring the D echo channel, the TE may determine if the D-channel is currently used by another TE or not. A TE may start transmission of a layer-2 frame first when a certain number of consecutive 1s has been received on the echo channel. This number is fixed to 8 in priority class 1 and to 10 in priority class 2 for the normal level of priority; for the lower level of priority the number is increased by 1 in each priority class, i.e. 9 for class 1 and 11 for class 2. A TE, when in the active condition, is monitoring the D echo channel, counting the number of consecutive binary 1s. If a 0 bit is detected, the TE restarts counting the number of consecutive binary 1s. If the required number of 1s according to the actual level of priority has been detected, the TE may start transmission of an HDLC frame. If a collision occurs, the TE immediately shall cease transmission, return to the D-channel monitoring state, and send 1s over the D-channel. Data Sheet 124 2003-01-30 ISAC-SX PEB 3086 Description of Functional Blocks S-Interface D-channel control Stransceiver D-Bits U-Interface NT E-Bits TE 1 D-channel control TE 2 Stransceiver . . . D-channel control TE 8 Stransceiver 3086_10 Figure 68 D-Channel Access Control on the S-Interface S-Bus D-channel Access Control in the ISAC-SX The above described priority mechanism is fully implemented in the ISAC-SX. For this purpose the D-channel collission detection according to ITU I.430 must be enabled by setting MODED.DIM2-0 to '0x1'. In this case the transceiver continuously compares the received E-echo bits with its own transmitted D data bits. Depending on the priority class selected, 8 or 10 consecutive ONEs (high priority level, priority 8) need to be detected before the transceiver sends valid D-channel data on the upstream D-bits on S. In low priority level (priority 10) 10 or 11 consecutive ONEs are required. The priority class (priority 8 or priority 10) is selected by transferring the appropriate activation command via the Command/Indication (C/I) channel of the IOM-2 interface to the transceiver. If the activation is initiated by a TE, the priority class is selected implicitly by the choice of the activation command. If the S-interface is activated from the NT, an activation command selecting the desired priority class should be programmed at the TE on reception of the activation indication (AI8 or AI10). In the activated state the priority class may be changed whenever required by simply programming the desired activation request command (AR8 or AR10). Data Sheet 125 2003-01-30 ISAC-SX PEB 3086 Description of Functional Blocks 3.7.5.3 S-Bus D-Channel Control in LT-T If the TE frame structure on the IOM-2 interface is selected, the same D-channel access procedures as described in Chapter 3.7.5.2 are used in LT-T mode. For other frame structures used in LT-T mode, D-channel access on S is handled similarly, with the difference that the S/G bit is not available on IOM-2 but only on the S/G bit output pin (SGO). 3.7.5.4 D-Channel Control in the Intelligent NT (TIC- and S-Bus) In intelligent NT applications (selected via register TR_MODE.MODE2-0) the ISAC-SX has to share the upstream D-channel with one or more D-channel controllers on the IOM-2 interface and with all connected TEs on the S interface. The transceiver incorporates an elaborate statemachine for D-channel priority handling on IOM-2. For the access to the D-channel a similar arbitration mechanism as on the S interface (writing D-bits, reading back E-bits) is performed for all D-channel sources on IOM-2. Due to this an equal and fair access is guaranteed for all D-channel sources on both the S interface and the IOM-2 interface. This arbitration mechanism is only available in IOM-2 TE mode (12 PCM timeslots) per frame with enabled TIC bus. The access to the upstream D-channel is handled via the S/G bit for the HDLC controllers and via E-bit for all connected terminals on S (E-bits are inverted to block the terminals on S). Furthermore, if more than one HDLC source is requesting D-channel access on IOM-2 the TIC bus mechanism is used. The arbiter permanently counts the "1s" in the upstream D-channel on IOM-2. If the necessary number of "1s" is counted and an HDLC controller on IOM-2 requests upstream D-channel access (BAC bit is set to 0), the arbiter allows this D-channel controller immediate access and blocks other TEs on S (E-bits are inverted). Similar as on the S-interface the priority for D-channel access on IOM-2 can be configured to 8 or 10 (TR_CMD.DPRIO). The upstream device can stop all D-channel sources by setting the A/B-bit to 0. The S/ G bit is not evaluated in this mode. The configuration settings of the ISAC-SX in intelligent NT applications are summarized in Table 14. Data Sheet 126 2003-01-30 ISAC-SX PEB 3086 Description of Functional Blocks Table 14 ISAC-SX Configuration Settings in Intelligent NT Applications Configuration Setting Transceiver Mode Register: TR_MODE.MODE0 = 0 (NT state machine) or TR_MODE.MODE0 = 1 (LT-S state machine) TR_MODE.MODE1 = 1 TR_MODE.MODE2 = 1 Layer 2 Enable S/G bit evaluation D-channel Mode Register: MODED.DIM2-0 = 001 Functional Configuration Block Description Layer 1 Select Intelligent NT mode Note: For mode selection in the TR_MODE register the MODE2/1 bits are used to select intelligent NT mode, MODE0 selects NT or LT-S state machine. With the configuration settings shown above the ISAC-SX in intelligent NT applications provides for equal access to the D-channel for terminals connected to the S-interface and for D-channel sources on IOM-2. For a detailed understanding the following sections provide a complete description on the procedures used by the D-channel priority handler on IOM-2, although it may not be necessary to study that in order to use this mode. Data Sheet 127 2003-01-30 ISAC-SX PEB 3086 Description of Functional Blocks 1. NT D-Channel Controller Transmits Upstream In the initial state ('Ready' state) neither the local D-channel sources nor any of the terminals connected to the S-bus transmit in the D-channel. The ISAC-SX S-transceiver thus receives BAC = "1" (IOM-2 DU line) and transmits S/G = "1" (IOM-2 DD line). The access will then be established according to the following procedure: * Local D-channel source verifies that BAC bit is set to ONE (currently no bus access). * Local D-channel source issues TIC bus address and verifies that no controller with higher priority requests transmission (TIC bus access must always be performed even if no other D-channel sources are connected to IOM-2). * Local D-channel source issues BAC = "0" to block other sources on IOM-2 and to announce D-channel access. * ISAC-SX S-transceiver pulls S/G bit to ZERO ('Idle' state) as soon as n D-bits = '1' are counted on IOM-2 (see note) to allow for further D-channel access. * ISAC-SX S-transceiver transmits inverted echo channel (E bits) on the S-bus to block all connected S-bus terminals (E = D). * Local D-channel source commences with D data transmission on IOM-2 as long as it receives S/G = "0". * After D-channel data transmission is completed the controller sets the BAC bit to ONE. * ISAC-SX S-transceiver transmits non-inverted echo (E = D). * ISAC-SX S-transceiver pulls S/G bit to ONE ('Ready' state) to block the D-channel controller on IOM-2. Note: Right after transmission the S/G bit is pulled to '1' until n successive D-bits = '1' occur on the IOM-2 interface. As soon as n D-bits = '1' are seen, the S/G bit is set to '0' and the ISAC-SX D-channel controller may start transmission again (if TIC bus is occupied). This allows an equal access for D-channel sources on IOM-2 and on the S interface. The number n depends on configuration settings (selected priority 8 or 10) and the condition of the previous transmission, i.e. if an abort was seen (n = 8 or 10, respectively) or if the last transmission was successful (n = 9 or 11, respectively). Figure 69 illustrates the signal flow in an intelligent NT and the algorithm of the D-channel priority handler on IOM-2 implemented in the ISAC-SX. Data Sheet 128 2003-01-30 ISAC-SX PEB 3086 Description of Functional Blocks 2. Terminal Transmits D-Channel Data Upstream The initial state is identical to that described in the last paragraph. When one of the connected S-bus terminals needs to transmit in the D-channel, access is established according to the following procedure: * ISAC-SX S-transceiver (in intelligent NT) recognizes that the D-channel on the S-bus is active. * ISAC-SX S-transceiver transfers S-bus D-channel data transparently through to the upstream IOM-2 bus (IOM-2 channel 0). For both cases described above the exchange indicates via the A/B bit (controlled by layer 1) that D-channel transmission on this line is permitted (A/B = "1"). Data transmission could temporarily be prohibited by the exchange when only a single D-channel controller handles more lines (A/B = "0", ELIC-concept). In case the exchange prohibits D data transmission on this line the A/B bit is set to "0" (block). For UPN applications with S extension this forces the intelligent NT ISAC-SX S-transceiver to transmit an inverted echo channel on the S-bus, thus disabling all terminal requests, and switches S/G to A/B, which blocks the D-channel controller in the intelligent NT. Note: Although the ISAC-SX S-transceiver operates in LT-S mode and is pinstrapped to IOM-2 channel 0 or 1 it will write into IOM-2 channel 2 at the S/G bit position. D-channel controller e.g. ICC PEB 2070 TE D-channel TE E-channel DS BAC D IOM DU DD Layer 1 D S/G A/B S/G D U transceiver Exchange D D BAC TBA TE D-channel controller (TE mode timing) IOM-2 Masterdevice, e.g. IEC-Q TE 3086_03 Figure 69 Data Flow for Collision Resolution Procedure in Intelligent NT Data Sheet 129 2003-01-30 ISAC-SX PEB 3086 Description of Functional Blocks 3.7.6 Activation/Deactivation of IOM-2 Interface The IOM-2 interface can be switched off in the inactive state, reducing power consumption to a minimum. In this deactivated state is FSC = '1', DCL and BCL = '0' and the data lines are '1'. The IOM-2 interface can be kept active while the S interface is deactivated by setting the CFS bit to "0" (MODE1 register). This is the case after a hardware reset. If the IOM-2 interface should be switched off while the S interface is deactivated, the CFS bit should be set to '1'. In this case the internal oscillator is disabled when no signal (info 0) is present on the S bus and the C/I command is '1111' = DIU. If the TE wants to activate the line, it has first to activate the IOM-2 interface either by using the "Software Power Up" function (IOM_CR.SPU bit) or by setting the CFS bit to "0" again. The deactivation procedure is shown in Figure 70. After detecting the code DIU (Deactivate Indication Upstream) the layer 1 of the ISAC-SX responds by transmitting DID (Deactivate Indication Downstream) during subsequent frames and stops the timing signals synchronously with the end of the last C/I (C/I0) channel bit of the fourth frame. IOMO -2 IOMO-2 Deactivated FSC DI DU DI DI DI DI DI DI DI DI DR DD DR DR DR DR DC DC DC DC B1 B2 D CIO D CIO DCL ITD09655_s.vsd Figure 70 Deactivation of the IOM-2 Interface The clock pulses will be enabled again when the DU line is pulled low (bit SPU in the IOM_CR register), i.e. the C/I command TIM = "0000" is received by layer 1, or when a non-zero level on the S-line interface is detected (if TR_CONF0.LDD=0). The clocks are turned on after approximately 0.2 to 4 ms depending on the oscillator. DCL is activated such that its first rising edge occurs with the beginning of the bit following the C/I (C/I0) channel. Data Sheet 130 2003-01-30 ISAC-SX PEB 3086 Description of Functional Blocks After the clocks have been enabled this is indicated by the PU code in the C/I channel and, consequently, by a CIC interrupt. The DU line may be released by resetting the Software Power Up bit IOM_CR ='0' and the C/I code written to CIX0 before (e.g. TIM or AR8) is output on DU. The ISAC-SX supplies IOM-2 timing signals as long as there is no DIU command in the C/I (C/I0) channel. If timing signals are no longer required and activation is not yet requested, this is indicated by programming DIU in the CIX0 register. SPU = 1 CIC : CIXO = TIM Int. SPU = 0 FSC TIM DU TIM TIM ~ ~ ~ ~ DD FSC ~ ~ ~ ~ PU PU PU PU PU ~ ~ ~~ ~~ DU 0.2 to 4 ms ~ ~ ~ ~ IOM -CH1 R IOM -CH2 ~ ~ R ~ ~ B1 IOM -CH2 ~~ ~~ DD MR MX IOM -CH1 R ~ ~ R B1 DCL ~ ~ 132 x DCL Note: The value "132 x DCL" is only valid for IOM configurations with 3 IOM channels. ITD09656 Figure 71 Activation of the IOM-2 interface Data Sheet 131 2003-01-30 ISAC-SX PEB 3086 Description of Functional Blocks Asynchronous Awake (LT-S, NT, Int. NT mode) The transceiver is in power down mode (deactivated state) and MODE1.CFS=1 (TR_CONF0.LDD is don't care in this case). Due to any signal on the line the level detect circuit will asynchronously pull the DU line on IOM-2 to "0" which is deactivated again after 2 ms if the oscillator is fully operational. If the oscillator is just starting up in operational mode, the 2 ms duration is extended correspondingly. Data Sheet 132 2003-01-30 ISAC-SX PEB 3086 Description of Functional Blocks 3.8 3.8.1 Auxiliary Interface Mode Dependent Functions The AUX interface provides various functions, which depend on the operation mode (TE, LT-T, LT-S, NT or Intelligent NT mode) selected by pins MODE0 and MODE1/EAW (see Table 15). After reset the pins are switched as inputs until further configuration is done by the host. Table 15 Pin AUX0 AUX1 AUX2 AUX3 AUX4 AUX5 AUX6 AUX7 AUX Pin Functions TE, Int. NT mode AUX0 (i/o) AUX1 (i/o) AUX2 (i/o) AUX3 (i/o) AUX4 (i/o) / MBIT AUX5 (i/o) / FBOUT (o) INT0 (i/o) INT1 (i/o) / SGO (o) LT-T, LT-S, NT mode CH0 (i) CH1 (i) CH2 (i) AUX3 (i/o) AUX4 (i/o) / MBIT AUX5 (i/o) / FBOUT (o) INT0 (i/o) INT1 (i/o) / SGO (o) AUX0-5 (TE, Int. NT mode), AUX3-5 (LT-T, LT-S, NT mode) These pins can be used as programmable I/O lines. As inputs (AOE.OEx=1) the state at the pin is latched in when the host performes read operation to register ARX. As outputs (AOE.OEx=0) the value in register ATX is driven on the pins with a minimum delay after the write operation to this register is performed. They can be configured as open drain (ACFG1.ODx=0) or push/pull outputs (ACFG1.ODx=1). The status ('1' or '0') at output pins can be read back from register ARX, which may be different from the ATX value, e.g. if another device drives a different level. FBOUT AUX5 is multiplexed with the selectable FSC/BCL output FBOUT, i.e. the host can select either standard I/O characteristic (ACFG2.A5SEL=0, default) or FBOUT functionality (ACFG2.A5SEL=1). FBOUT provides either an FSC (ACFG2.FBS=0, default) or BCL signal (ACFG2.FBS=1) which are derived from the DCL clock (also see Chapter 3.4). Data Sheet 133 2003-01-30 ISAC-SX PEB 3086 Description of Functional Blocks INT0, INT1 In all modes two pins can be used as programmable I/O with optional interrupt input capability (default after reset, i.e. both interrupts masked). The INT0/1 pins are general input or output pins like AUX0-5 (see description above). In addition to that, as inputs they can generate an interrupt to the host (AUXI.INT0/1) which is maskable in AUXM.INT0/1. The interrupt input is either edge or level triggered (ACFG2.EL0/1). As outputs both pins can directly be connected to an LED with preresistor. For both pins AUX6/7 internal pull-up resistors are provided if the pin is configured as input or as output with open drain chracteristic. The internal pull-ups are disabled if output mode with push/pull characteristic is selected. SGO AUX7 provides the additional capability to output the S/G bit from the IOM-2 interface by setting ACFG2.A7SEL=1. MBIT If ACFG2.A4SEL is set to "1" the pin AUX4 is used for Multiframe Synchronizstion (see Chapter 3.3.3) and all configuration as general purpose I/O pin is don't care. In TE and LT-T modes it is used as M-Bit output and in LT-S, NT and Int. NT mode it is used as M-Bit input. CH0, CH1, CH2 In linecard mode one FSC frame is a multiplex of up to eight IOM-2 channels, each of them consisting of B1-, B2-, MONITOR-, D- and C/I-channel and MR- and MX-bits. So in LT-T and LT-S mode one of eight channels on the IOM-2 interface is selected by CH0-2. These pins must be strapped to VDD or VSS according to Table 16. Table 16 CH2 0 0 0 0 1 1 1 1 Data Sheet IOM-2 Channel Selection CH1 0 0 1 1 0 0 1 1 CH0 0 1 0 1 0 1 0 1 Channel on IOM-2 0 1 2 3 4 5 6 7 134 2003-01-30 ISAC-SX PEB 3086 Description of Functional Blocks For DCL = 1.536 MHz one of the IOM-2 channels 0 - 2 can be selected, for DCL = 4.096 MHz any of the eight IOM-2 channels can be selected. The channel select pins have direct effect on the timeslot selection of the following registers: * * * * * TR_TSDP_BC1 TR_TSDP_BC2 TR_CR, TRC_CR DCI_CR, DCIC_CR MON_CR HDLC Controllers The ISAC-SX contains two HDLC controllers. The first one is used for the layer-2 functions of the D- channel protocol (LAPD), the second one provides B-channel access with reduced FIFO thresholds which can be used for firmware upgrade via the line for example. By setting the Enable HDLC channel bits (EN_D, EN_B1H) in the DCI_CR/ BCH_CR registers each of the HDLC controllers can access the D or B-channels on IOM-2. They perform the framing functions used in HDLC based communication: flag generation/recognition, bit stuffing, CRC check and address recognition. The FIFO has a size of 64 byte per direction for the D-channel and 128 byte per direction for the B-channel. They are implemented as cyclic buffers. The transceiver reads and writes data sequentially with constant data rate whereas the data transfer between FIFO and microcontroller uses a block oriented protocol with variable block sizes. The configuration, control and status bits related to the HDLC controllers are all assigned to the following address ranges: Table 17 D-channel B-channel HDLC Controller Address Range FIFO Address 00H-1FH 7AH Config/Ctrl/Status Registers 20H-29H 70H-79H Note: For B-channel data access a single address location is used to read from and write to the FIFO. For D-channel access the address range 00H-1FH is used (similar as in ISAC-S PEB 2086), however a single address from this range is sufficient to access the FIFO as the internal FIFO pointer is incremented automatically independent from the external address. The mechanisms for access to the FIFOs are identical for D- and B-channels, therefore the following description applies to both of them and for simplification specific references Data Sheet 135 2003-01-30 ISAC-SX PEB 3086 Description of Functional Blocks like registers are indicated by an "x" (stands for "D" and "B") to indicate it is relevant for D- and B-channel (e.g. ISTAx means ISTAD/ISTAB). 3.8.2 Message Transfer Modes The HDLC controllers can be programmed to operate in various modes, which are different in the treatment of the HDLC frame in receive direction. Thus the receive data flow and the address recognition features can be programmed in a flexible way to satisfy different system requirements. The structure of a D-channel two-byte address (LAPD) is shown below: High Address Byte SAPI1, 2, SAPG C/R 0 Low Address Byte TEI 1, 2, TEIG EA For address recognition on the D-channel the ISAC-SX contains four programmable registers for individual SAPI and TEI values (SAP1, 2 and TEI1, 2), plus two fixed values for the "group" SAPI (SAPG = 'FE' or 'FC') and TEI (TEIG = 'FF'). The received C/R bit is excluded from the address comparison. EA is the address field extension bit which must be set to '1' according to HDLC LAPD. The structure of a B-channel two-byte address is as follows: High Address Byte RAH1, 2, Group Address C/R 0 Low Address Byte RAL1, 2, Group Address For address recognition on the B-channel the ISAC-SX contains four programmable registers for individual Receive Address High and Low values (RAH1, 2 and RAL1, 2), plus two fixed values for the High Address Byte (Group Address = 'FE' or 'FC') and one fixed value for the Low Address Byte (Group Address = 'FF'). The received C/R bit is excluded from the address comparison. EA is the address field extension bit which must be set to '1' according to HDLC LAPD. Operating Modes There are 5 different operating modes which can be selected via the mode selection bits MDS2-0 in the MODEx registers: Non-Auto Mode (MDS2-0 = '01x') Characteristics: Full address recognition with one-byte (MDS = '010') or two-byte (MDS = '011') address comparison Data Sheet 136 2003-01-30 ISAC-SX PEB 3086 Description of Functional Blocks All frames with valid addresses are accepted and the bytes following the address are transferred to the mP via RFIFOx. Additional information is available in RSTAx. Transparent mode 0 (MDS2-0 = '110'). Characteristics: no address recognition Every received frame is stored in RFIFOx (first byte after opening flag to CRC field). Additional information can be read from RSTAx. Transparent mode 1 (MDS2-0 = '111'). Characteristics: SAPI recognition (D-channel) High byte address recognition (B-channel) A comparison is performed on the first byte after the opening flag with SAP1, SAP2 and "group" SAPI (FEH/FCH) for D-channel, and with RAH1, RAH2 and group address (FEH/ FCH) for B-channel. In the case of a match, all the following bytes are stored in RFIFOx. Additional information can be read from RSTAx. Transparent mode 2 (MDS2-0 = '101'). Characteristics: TEI recognition (D-channel) Low byte address recognistion (B-channel) A comparison is performed only on the second byte after the opening flag, with TEI1, TEI2 and group TEI (FFH) for D-channel, and with RAL1 and RAL2 for B-channel. In case of a match the rest of the frame is stored in the RFIFOx. Additional information is available in RSTAx. Extended transparent mode (MDS2-0 = '100'). Characteristics: fully transparent In extended transparent mode fully transparent data transmission/reception without HDLC framing is performed i.e. without FLAG generation/recognition, CRC generation/ check, bitstuffing mechanism. This allows user specific protocol variations. Also refer to Chapter 3.8.6. 3.8.3 3.8.3.1 Data Reception Structure and Control of the Receive FIFO The cyclic receive FIFO buffers with a length of 64 byte for D-channel and 128 byte for B-channel have variable FIFO block sizes (thresholds) of * 4, 8, 16 or 32 bytes for D-channel and * 8 or 16 bytes for B-channel which can be selected by setting the corresponding RFBS bits in the EXMx registers. The variable block size allows an optimized HDLC processing concerning frame length, I/O throughput and interrupt load. The transfer protocol between HDLC FIFO and microcontroller is block oriented with the Data Sheet 137 2003-01-30 ISAC-SX PEB 3086 Description of Functional Blocks microcontroller as master. The control of the data transfer between the CPU and the ISAC-SX is handled via interrupts (ISAC-SX (R) Host) and commands (Host (R) ISACSX). There are three different interrupt indications in the ISTAx registers concerned with the reception of data: - RPF (Receive Pool Full) interrupt, indicating that a data block of the selected length (EXMx.RFBS) can be read from RFIFOx. The message which is currently received exceeds the block size so further blocks will be received to complete the message. - RME (Receive Message End) interrupt, indicating that the reception of one message is completed, i.e. either * a short message is received (message length the defined block size (EXMx.RFBS)) or * the last part of a long message is received (message length > the defined block size (EXMx.RFBS)) and is stored in the RFIFOx. - RFO (Receive Frame Overflow) interrupt, indicating that a complete frame could not be stored in RFIFOx and is therefore lost as the RFIFOx is occupied. This occurs if the host fails to respond quickly enough to RPF/RME interrupts since previous data was not read by the host. There are two control commands that are used with the reception of data: - RMC (Receive Message Complete) command, telling the ISAC-SX that a data block has been read from the RFIFOx and the corresponding FIFO space can be released for new receive data. - RRES (Receiver Reset) command, resetting the HDLC receiver and clearing the receive FIFO of any data (e.g. used before start of reception). It has to be used after a change of the message transfer mode. Pending interrupt indications of the receiver are not cleared by RRES, but have to be cleared by reading these interrupts. Note: The significant interrupts and commands are underlined as only these are commonly used during a normal reception sequence. The following description of the receive FIFO operation is illustrated in Figure 72 for a RFIFOx block size (threshold) of 16 and 32 bytes. The RFIFOx requests service from the microcontroller by setting a bit in the ISTAx register, which causes an interrupt (RPF, RME, RFO). The microcontroller then reads status information (RBCHx,RBCLx), data from the RFIFOx and then may change the receive FIFO block size (EXMx.RFBS). A block transfer is completed by the microcontroller via a receive message complete (CMDRx.RMC) command. This causes the space of the transferred bytes being released for new data and in case the frame was complete (RME) the reset of the receive byte counter RBC (RBCHx,RBCLx) 1). 1) If RMC is omitted, then no new interrupt can be generated. Data Sheet 138 2003-01-30 ISAC-SX PEB 3086 Description of Functional Blocks The total length of the frame is contained in the RBCHx and RBCLx registers which contain a 12 bit number (RBC11...0), so frames up to 4095 byte length can be counted. If a frame is longer than 4095 bytes, the RBCH.OV (overflow) bit will be set. The least significant bits of RBCLx contain the number of valid bytes in the last data block indicated by RMEx (length of last data block selected block size). Table 18 shows which RBC bits contain the number of bytes in the last data block or number of complete data blocks respectively. If the number of bytes in the last data block is '0' the length of the last received block is equal to the block size. Table 18 Receive Byte Count with RBC11...0 in the RBCHx/RBCLx Registers Selected block size 32 byte 16 byte 8 byte 4 byte Number of complete data blocks in RBC11...5 RBC11...4 RBC11...3 RBC11...2 bytes in the last data block in RBC4...0 RBC3...0 RBC2...0 RBC1...0 EXMD1.RFBS EXMB.RFBS bits bit (B-channel) (D-channel) '00' '01' '10' '11' -'0' '1' -- The transfer block size (EXMx.RFBS) is 32 bytes for D-channel and 16 bytes for Bchannel by default. If it is necessary to react to an incoming frame within the first few bytes the microcontroller can set the RFIFOx block size to a smaller value. Each time a CMDRx.RMC or CMDRx.RRES command is issued, the RFIFOx access controller sets its block size to the value specified in EXMR.RFBS, so the microcontroller has to write the new value for RFBS before the RMC command. When setting an initial value for RFBS before the first HDLC activities, a RRES command must be issued afterwards. The RFIFOx can hold any number of frames fitting in the 64 bytes (D-channel)/128 bytes (B-channel). At the end of a frame, the RSTAx byte is always appended. All generated interrupts are inserted together with all additional information into a wait line to be individually passed to the host. For example if several data blocks have been received to be read by the host and the host acknowledges the current block, a new RPF or RME interrupt from the wait line is immediately generated to indicate new data. Data Sheet 139 2003-01-30 ISAC-SX PEB 3086 Description of Functional Blocks RAM EXMx.RFBS=11 so after the first 4 bytes of a new frame have been stored in the fifo an receive pool full interrupt ISTAx.RPF is set. The P has read the 4 bytes, sets RFBS=01 (16 bytes) and completes the block transfer by an CMDRx.RMC command. Following CMDRx.RMC the 4 bytes of the last block are deleted. RAM 32 RFACC 32 RFACC RFIFO ACCESS CONTROLLER 16 RFBS=11 8 RFIFO ACCESS CONTROLLER 16 RFBS=01 8 4 HDLC Receiver RFIFO 4 HDLC Receiver RPF EXMx.RFBS=01 RMC P RAM HDLC Receiver RSTA RBC=4h RAM 32 RFACC HDLC Receiver RSTA 32 RFACC The HDLC receiver has written further data into the FIFO. When a frame is complete, a status byte (RSTAx) is appended. Meanwhile two more short frames have been received. RFIFO ACCESS RSTA RSTA RFIFO ACCESS 16 CONTROLLER RFBS=01 8 RSTA RSTA 16 CONTROLLER RFBS=01 8 RBC=14h RBC=16h P RFIFO RFIFO RMC P When the RFACC detects 16 valid bytes, it sets an RPF interrupt. The P reads the 16 bytes and acknowledges the transfer by setting CMDRx.RMC. This causes the space occupied by the 16 bytes being released. After the RMC acknowledgement the RFACC detects an RSTA byte, i.e. end of the frame, therefore it asserts an RME interupt and increments the RBC counter by 2. Figure 72 RFIFO Operation Data Sheet 140 RME RPF 2003-01-30 ISAC-SX PEB 3086 Description of Functional Blocks Possible Error Conditions during Reception of Frames If parts of a frame get lost because the receive FIFO is full, the Receive Data Overflow (RDO) byte in the RSTAx byte will be set. If a complete frame is lost, i.e. if the FIFO is full when a new frame is received, the receiver will assert a Receive Frame Overflow (RFO) interrupt. The microcontroller sees a cyclic buffer, i.e. if it tries to read more data than available, it reads the same data again and again. On the other hand, if it doesn't read or doesn't want to read all data, they are deleted anyway after the RMC command. If the microcontroller reads data without a prior RME or RPF interrupt, the content of the RFIFOx would not be corrupted, but new data is only transferred to the host as long as new valid data is available in the RFIFOx, otherwise the last data is read again and again. The general procedures for a data reception sequence are outlined in the flow diagram in Figure 73. Data Sheet 141 2003-01-30 ISAC-SX PEB 3086 Description of Functional Blocks START Receive Message End RME ? N Receive Pool Full RPF ? Y Read Counter RD_Count := RFBS or RD_Count := RBC Y N Read RBC RD_Count := RBC Read RD_Count bytes from RFIFO * 1) Change Block Size Write EXMR.RFBS (optional) x Receive Message Complete Write RMC x RBC = RBCH + RBCL register RFBS: Refer to EXMR register 1) * In case of RME the last byte in RFIFO contains the receive status information RSTA HDLC_Rflow.vsd Figure 73 Data Reception Procedures Data Sheet 142 2003-01-30 ISAC-SX PEB 3086 Description of Functional Blocks Figure 74 gives an example of an interrupt controlled reception sequence, supposed that a long frame (68 byte) followed by two short frames (12 byte each) are received. The FIFO threshold (block size) is set to 32 byte in this example: * After 32 byte of frame 1 have been received an RPF interrupt is generated to indicate that a data block can be read from the RFIFOx. * The host reads the first data block from RFIFOx and acknowledges the reception by RMC. Meanwhile the second data block is received and stored in RFIFOx. * The second 32 byte block is indicated by RPF which is read and acknowledged by the host as described before. * The reception of the remaining 4 bytes plus RSTAx are indicated by RME (i.e. the receive status is always appended to the end of the frame). * The host gets the number of bytes (COUNT = 5) from RBCLx/RBCHx and reads out the RFIFOx and optionally the status register RSTA. The frame is acknowledged by RMC. * The second frame is received and indicated by RME interrupt. * The host gets the number of bytes (COUNT = 13) from RBCLx/RBCHx and reads out the RFIFOx and optionally the status register. The RFIFOx is acknowledged by RMC. * The third frame is transferred in the same way. IOM Interface Receive Frame 32 68 Bytes 32 4 12 12 Bytes Bytes 12 12 RD 32 Bytes RPF RD 32 Bytes RD RD Count 5 Bytes * 1) RD RD Count 13 Bytes * 1) RD RD Count 13 Bytes * 1) RMC RPF RMC RME RMC RME RMC RME RMC CPU Interface * 1) The last byte contains the receive status information fifoseq_rec.vsd Figure 74 Reception Sequence Example Data Sheet 143 2003-01-30 ISAC-SX PEB 3086 Description of Functional Blocks 3.8.3.2 Receive Frame Structure The management of the received HDLC frames as affected by the different operating modes (see Chapter 3.8.2) is shown in Figure 75. FLAG ADDR CTRL I CRC FLAG MDS2 MDS1 MDS0 0 1 1 MODE ADDRESS CONTROL DATA RFIFOx STATUS *1) RSTAx *4) Non Auto/16 D-channel SAP1 SAP2 SAPG *2) RAH1 RAH2 Gr.Adr. *2) TEI1 TEI2 TEIG *2) RAL1 RAL2 Gr.Adr. *2) RFIFOx *1) RSTAx *4) B-channel 0 1 0 Non Auto/8 D-channel TEI1 TEI2 *2) RAL1 RAL2 *2) _ *3) _ *3) RFIFOx *1) RSTAx *4) B-channel 1 1 0 Transparent 0 1 1 1 Transparent 1 SAP1 SAP2 SAPG *2) RAH1 RAH2 Gr.Adr. *2) RFIFOx *1) RSTAx *4) D-channel B-channel 1 0 1 Transparent 2 D-channel TEI1 TEI2 TEIG *2) RAL1 RAL2 *2) RFIFOx *1) RSTAx *4) B-channel Description of Symbols: Compared with registers (D- or B-channel) Stored in FIFO/registers *1) CRC optionally stored in RFIFOx if EXMx:RCRC=1 *2) Address optionally stored in RFIFOx if EXMx:SRA=1 *3) Start of the control field in case of an 8 bit address *4) Content of RSTA register appended at the frameend into RFIFOx 21150_13 Figure 75 Data Sheet Receive Data Flow 144 2003-01-30 ISAC-SX PEB 3086 Description of Functional Blocks The ISAC-SX indicates to the host that a new data block can be read from the RFIFOx by means of an RPF interrupt (see previous chapter). User data is stored in the RFIFOx and information about the received frame is available in the RBCLx and RBCHx registers and the RSTAx bytes which are listed in Table 19. Table 19 Information Type of frame (Command/ Response) Recognition of SAPI Receive Information at RME Interrupt Register RSTAx Bit C/R Mode Non-auto mode, 2-byte address field Transparent mode 1 Non-auto mode, 2-byte address field Transparent mode 1 All except transparent mode 0 All All All All All RSTAD RSTAB RSTAD RSTAB RSTAx RSTAx RSTAx SA1, 0 HA1, 0 TA LA CRC VFR RAB RDO RBC4-0 Recognition of TEI Result of CRC check (correct/incorrect) Valid Frame Abort condition detected (yes/no) Data overflow during reception RSTAx of a frame (yes/no) Number of bytes received in RFIFO Message length RFIFO Overflow RBCL RBCLx RBCHx RBCHx RBC11-0 All OV All The RSTAx register is always appended in the RFIFOx as last byte to the end of a frame. Note: The number of bytes received in RFIFOx depends on the selected receive FIFO threshold (EXMx.RFBS). Data Sheet 145 2003-01-30 ISAC-SX PEB 3086 Description of Functional Blocks 3.8.4 3.8.4.1 Data Transmission Structure and Control of the Transmit FIFO The cyclic transmit FIFO buffers with a length of 64 byte for D-channel and 128 byte for B-channel have FIFO block sizes (thresholds) of * 16 or 32 bytes (programmable) for D-channel and * 32 bytes for B-channels which can be selected by setting the corresponding XFBS bits in the EXMx registers. There are three different interrupt indications in the ISTAx registers concerned with the transmission of data: - XPR (Transmit Pool Ready) interrupt, indicating that a data block of up to 16 or 32 byte (D-channel), or 32 byte (B-channel) can be written to the XFIFOx (fixed block size). An XPR interrupt is generated either * after an XRES (Transmitter Reset) command (which is issued for example for frame abort) or * when a data block from the XFIFOx is transmitted and the corresponding FIFO space is released to accept further data from the host. - XDU (Transmit Data Underrun) interrupt, indicating that the transmission of the current frame has been aborted (seven consecutive '1's are transmitted) as the XFIFOx holds no further transmit data. This occurs if the host fails to respond to an XPR interrupt quickly enough. - Only valid for D-channel: XMR (Transmit Message Repeat) interrupt, indicating that the transmission of the complete last frame has to be repeated as a collision on the S bus has been detected and the XFIFOx does not hold the first data bytes of the frame (collision after the 16th/ 32nd byte or after the 32nd byte of the frame, respectively). The occurence of an XDU or XMR interrupt clears the XFIFOx and an XMR interrupt is issued together with an XDU or XMR interrupt, respectively. Data cannot be written to the XFIFOx as long as an XDU/XMR interrupt is pending. Three different control commands are used for transmission of data: - XTF (Transmit Transparent Frame) command, telling the ISAC-SX that up to 16 or 32 byte (D-channel) or 32 (B-channel) have been written to the XFIFOx and should be transmitted. A start flag is generated automatically. - XME (Transmit Message End) command, telling the ISAC-SX that the last data block written to the XFIFOx completes the corresponding frame and should be transmitted. This implies that according to the selected mode a frame end (CRC + closing flag) is generated and appended to the frame. - XRES (Transmitter Reset) command, resetting the HDLC transmitter and clearing the transmit FIFO of any data. After an XRES command the transmitter always sends an abort sequence, i.e. this command can be used to abort a transmission. Pending Data Sheet 146 2003-01-30 ISAC-SX PEB 3086 Description of Functional Blocks interrupt indications of the transmitter are not cleared by XRES, but have to be cleared by reading these interutps. Optionally two additional status conditions can be read by the host: - XDOV (Transmit Data Overflow), indicating that the data block size has been exceeded, i.e. more than 16 or 32 byte (D-channel) or 32 byte (B-channel) were entered and data was overwritten. - XFW (Transmit FIFO Write Enable), indicating that data can be written to the XFIFOx. This status flag may be polled instead of or in addition to XPR. Note: The significant interrupts and commands are underlined as only these are usually used during a normal transmission sequence. The XFIFO requests service from the microcontroller by setting a bit in the ISTAx register, which causes an interrupt (XPR, XDU, XMR). The microcontroller can then read the status register STARx (XFW, XDOV), write data in the FIFO and it can change the transmit FIFO block size (EXMD.XFBS, for D-channel only) if required. The instant of the initiation of a transmit pool ready (XPR) interrupt after different transmit control commands is listed in Table 20. Table 20 CMDRx Register XTF XTF & XME XME XPR Interrupt (availability of XFIFOx) after XTF, XME Commands Transmit pool ready (XPR) interrupt initiated ... as soon as the selected buffer size in the FIFOx is available. after the successful transmission of the closing flag. The transmitter always sends an abort sequence. as soon as the selected buffer size in the FIFO is available, two consecutive frames share flags. When setting XME the transmitter appends the CRC and the endflag at the end of the frame. When XTF & XME has been set, the XFIFOx is locked until successful transmission of the current frame, so a consecutive XPR interrupt also indicates successful transmission of the frame whereas after XME or XTF the XPR interrupt is asserted as soon as there is space for one data block in the XFIFOx. The transfer block size is 32 bytes for D- and B-channel by default, but sometimes, if the microcontroller has a high computational load, it is useful to increase the maximum reaction time for an XPR interrupt. However, the threshold can only be changed for Dchannel. The maximum reaction time is: tmax = (XFIFOx size - XFBS) / data transmission rate With a selected block size of 16 bytes (D-channel only) an XPR interrupt indicates when a transmit FIFO space of at least 16 bytes is available to accept further data, i.e. there are still a maximum of 48 bytes (64 bytes - 16 bytes) to be transmitted. With a 32 bytes Data Sheet 147 2003-01-30 ISAC-SX PEB 3086 Description of Functional Blocks block size (D- or B-channel) the XPR is initiated when a transmit FIFO space of at least 32 bytes is available to accept further data, i.e. there are still a maximum of 32 bytes (D-channel: 64 bytes - 32 bytes) or 96 bytes (B-channel: 128 bytes - 32 bytes) to be transmitted. The maximum reaction time for the smaller block size is 50% higher with the trade-off of a doubled interrupt load. With a selected block size an XPR always indicates the available space in the XFIFOx, so any number of bytes smaller than the selected XFBS may be stored in the FIFO during one "write block" access cycle. Similar to RFBS for the receive FIFO, a new setting of XFBS takes effect after the next XTF, XME or XRES command. XRES resets the XFIFOx. The XFIFOx can hold any number of frames fitting in the 64 bytes (D-channel) or 128 bytes (B-channel), respectively. Possible Error Conditions During Transmission of Frames If the transmitter sees an empty FIFO, i.e. if the microcontroller doesn't react fast enough to an XPR interrupt, an XDU (transmit data underrun) interrupt will be generated. If the HDLC channel becomes unavailable during transmission the transmitter tries to repeat the current frame as specified in the LAPD protocol. This is impossible after the first data block has been sent (16 or 32 bytes for D-channel; 32 byte for B-channel), in this case an XMR transmit message repeat interrupt is set and the microcontroller has to send the whole frame again. Both XMR and XDU interrupts cause a reset of the XFIFOx. The XFIFOx is locked while an XMR or XDU interrupt is pending, i.d. all write actions of the microcontroller will be ignored as long as the microcontroller hasn't read the ISTAx register with the set XDU, XMR interrupts. If the microcontroller writes more data than allowed (block size), then the data in the XFIFOx will be corrupted and the STARx.XDOV bit is set. If this happens, the microcontroller has to abort the transmission by CMDRx.XRES and start new. The general procedures for a data transmission sequence are outlined in the flow diagram in Figure 76. Data Sheet 148 2003-01-30 ISAC-SX PEB 3086 Description of Functional Blocks START N Transmit Pool Ready XPR ? Y Command XTF Write one data block to XFIFO N End of Message ? Y Command XTF+XME End 21150_25 Figure 76 Data Transmission Procedure Data Sheet 149 2003-01-30 ISAC-SX PEB 3086 Description of Functional Blocks The following description gives an example for the transmission of a 76 byte frame with a selected block size of 32 byte: * The host writes 32 bytes to the XFIFOx, issues an XTF command and waits for an XPR interrupt in order to continue with entering data. * The ISAC-SX immediately issues an XPR interrupt (as remaining XFIFOx space is not used) and starts transmission. * Due to the XPR interrupt the host writes the next 32 bytes to the XFIFOx, followed by the XTF command, and waits for XPR. * As soon as the last byte of the first block is transmitted, the ISAC-SX releases an XPR (XFIFOx space of first data block is free again) and continues transmitting the second block. * The host writes the remaining 12 bytes of the frame to the XFIFOx and issues the XTF command together with XME to indicate that this is the end of frame. * After the last byte of the frame has been transmitted the ISAC-SX releases an XPR interrupt and the host may proceed with transmission of a new frame. IOM Interface Transmit Frame 76 Bytes 32 32 12 WR 32 Bytes WR 32 Bytes XTF XPR XTF WR 12 Bytes XPR XTF+XME XPR CPU Interface fifoseq_tran.vsd Figure 77 Transmission Sequence Example Data Sheet 150 2003-01-30 ISAC-SX PEB 3086 Description of Functional Blocks 3.8.4.2 Transmit Frame Structure The transmission of transparent frames (XTF command) is shown in Figure 78. For transparent frames, the whole frame including address and control field must be written to the XFIFOx. The host configures whether the CRC is generated and appended to the frame (default) or not (selected in EXMx.XCRC). Further, the host selects the interframe time fill signal which is transmitted between HDCL frames (EXMx.ITF). One option is to send continuous flags ('01111110'), however if D-channel access handling (collision resolution on the S bus) is required, the signal must be set to idle (continuous '1's are transmitted). Reprogramming of ITF takes effect only after the transmission of the current frame has been completed or after an XRES command. FLAG ADDR ADDRESS CTRL CONTROL XFIFO I DATA CRC CHECKRAM * 1) FLAG Transmit Transparent Frame (XTF) * 1) The CRC is generated by default. If EXMR.XCRC is set no CRC is appended fifoflow_tran.vsd Figure 78 Transmit Data Flow 3.8.5 Access to IOM-2 Channels By setting the enable HDLC data bits (EN_D, EN_B1H, EN_B2H) in the DCI_CR register (D-channel) and in the BCH_CR register (B-channel) the HDLC controller can access the D, B1 and B2 channels or any combination of them. In all modes (except extended transparent mode) transmission always works frame aligned, i.e. it starts with the first selected channel, whereas reception searches for a flag anywhere in the serial data stream. 3.8.6 Extended Transparent Mode This non-HDLC mode is selected by setting MODE2...0 to '100'. In extended transparent mode fully transparent data transmission/reception without HDLC framing is performed i.e. without FLAG generation/recognition, CRC generation/check, bitstuffing mechanism. This allows user specific protocol variations. Data Sheet 151 2003-01-30 ISAC-SX PEB 3086 Description of Functional Blocks Transmitter The transmitter sends the data out of the FIFO without manipulation. Transmission is always IOM-2 frame aligned and byte aligned, i.e. transmission starts in the first selected channel (B1, B2, D, according to the setting of register DCI_CR or BCH_CR in the IOM-2 Handler) of the next IOM-2 frame. The FIFO indications and commands are the same as in other modes. If the microcontroller sets XTF & XME the transmitter responds with an XPR interrupt after sending the last byte, then it returns to its idle state (sending continuous `1'). If the collision detection is enabled in D-channel (MODE.DIM = '0x1') the stop go bit (S/ G) can be used as clear to send indication as in any other mode. If the S/G bit is set to '1' (stop) during transmission the transmitter responds always with an XMR (transmit message repeat) interrupt. If the microcontroller fails to respond to a XPR interrupt in time and the transmitter runs out of data then it will assert an XDU (transmit data underrun) interrupt. Receiver The reception is IOM-2 frame aligned and byte aligned, like transmission, i.e. reception starts in the first selected channel (B1, B2, D, according to the setting of registers DCI_CR and BCH_CR in the IOM-2 Handler) of the next IOM-2 frame. The FIFO indications and commands are the same as in others modes. All incoming data bytes are stored in the RFIFOx and is additionally made available in RSTAx. If the FIFO is full an RFO interrupt is asserted (EXMx.SRA = '0'). Note: In the extended transparent mode the EXMx register has to be set to 'xxx00000' Data Sheet 152 2003-01-30 ISAC-SX PEB 3086 Description of Functional Blocks 3.8.7 HDLC Controller Interrupts The cause of an interrupt related to the HDLC controllers is indicated in the ISTA register by the ICD bit for D-channel and ICB for B-channel. These bits point to the different interrupt sources of the HDLC controllers in the ISTAD and ISTAB registers. The individual interrupt sources of the HDLC controllers during reception and transmission of data are explained in Chapter 3.8.3.1 or Chapter 3.8.4.1 respectively. B-channel MASK ICB ST CIC AUX TRAN MOS ICD ISTA ICB ST CIC AUX TRAN MOS ICD MASKD RME RPF RFO Interrupt XPR XMR XDU ISTAD RME RPF RFO XPR XMR XDU 3086_16.vsd MASKB RME RPF RFO XPR D-channel XDU ISTAB RME RPF RFO XPR XDU Figure 79 Interrupt Status Registers of the HDLC Controllers Each interrupt source in the ISTAD and ISTAB registers can selectively be masked by setting the corresponding bit in MASKD/MASKB to "1". Data Sheet 153 2003-01-30 ISAC-SX PEB 3086 Description of Functional Blocks 3.9 Test Functions The ISAC-SX provides test and diagnostic functions for the S-interface, the D-channel and each of the two B-channels: * Digital loop via TLP (Test Loop, TMD and TMB registers) command bit (Figure 80): The TX path of layer 2 is internally connected with the RX path of layer 2. The output from layer 1 (S/T) on DD is ignored. This is used for testing ISAC-SX functionality excluding layer 1 (loopback between XFIFOx and RFIFOx). TMx.TLP = '0' TMx.TLP = '1' Figure 80 Layer 2 Test Loops * Test of layer-2 functions while disabling all layer-1 functions and pins associated with them (including clocking) via bit TR_CONF0.DIS_TR. The HDLC controllers can still operate via IOM-2. DCL and FSC pins become input. Data Sheet 154 2003-01-30 ISAC-SX PEB 3086 Description of Functional Blocks * loop at the analog end of the S interface; TE / LT-T mode Test loop 3 is activated with the C/I channel command Activate Request Loop (ARL). An S interface is not required since INFO3 is looped back internally to the receiver. When the receiver has synchronized itself to this signal, the message "Test Indication" (or "Awake Test Indication") is delivered in the C/I channel. No signal is transmitted over the S interface. In the test loop mode the S interface awake detector is enabled, i.e. if a level is detected (e.g. Info 2/Info 4) this will be reported by the Resynchronization Indication (RSY). The loop function is not effected by this condition and the internally generated 192-kHz line clock does not depend on the signal received at the S interface. NT / LT-S mode Test loop 2 is likewise activated over the IOM-2 interface with Activate Request Loop (ARL). No S line is required. INFO4 is looped back internally to the receiver and also sent to the S interface. When the receiver is synchronized, the message "AIU" is sent in the C/I channel. * transmission of special test signals on the S/T interface according to the modified AMI code are initiated via a C/I command written in CIX0 register. Two kinds of test signals may be sent by the ISAC-SX: - single pulses and - continuous pulses. The single pulses are of alternating polarity, one S interface bit period wide, 0.25 ms apart, with a repetition frequency of 2 kHz. Single pulses can be sent in all applications. The corresponding C/I command in TE, LT-S and LT-T applications is TM1. Continuous pulses are likewise of alternating polarity, one S-interface bit period wide, but they are sent continuously. The repetition frequency is 96 kHz. Continuous pulses may be transmitted in all applications. This test mode is entered in LT-S, LT-T and TE applications with the C/I command TM2. Data Sheet 155 2003-01-30 ISAC-SX PEB 3086 Detailed Register Description 4 Detailed Register Description The register mapping of the ISAC-SX is shown in Figure 81. FFh (Not used) 80h B-channel 70h Interrupt, General Configuration 60h IOM-2 and MONITOR Handler 40h Transceiver, Auxiliary Interface 30h D- and C/I-channel 00h 3086_04 Figure 81 Register Mapping of the ISAC-SX The register address range from 00H-2FH is assigned to the D-channel HDLC controller and the C/I-channel handler. The register set ranging from 30H-3FH pertains to the transceiver and auxiliary interface registers. Data Sheet 156 2003-01-30 ISAC-SX PEB 3086 Detailed Register Description The address range from 40H-5BH is assigned to the IOM handler with the registers for timeslot and data port selection (TSDP) and the control registers (CR) for the transceiver data (TR), Monitor data (MON), HDLC/CI data (HCI) and controller access data (CDA), serial data strobe signal (SDS), IOM interface (IOM) and synchronous transfer interrupt (STI). The address range from 5CH-5FH pertains to the MONITOR handler. General interrupt and configuration registers are contained in the address range 60H-65H. The address range 70H-7FH is assigned to the B-channel FIFOs and HDLC controller. The register summaries of the ISAC-SX are shown in the following tables containing the abbreviation of the register name and the register bits, the register address, the reset values and the register type (Read/Write). A detailed register description follows these register summaries. The register summaries and the description are sorted in ascending order of the register address. D-channel HDLC, C/I-channel Handler Name RFIFOD XFIFOD ISTAD MASKD STARD CMDRD RME RME RPF RPF 7 6 5 4 3 2 1 0 ADDR R/WRES 00H1FH 00H1FH 0 1 XACI 0 1 0 20H 20H 21H 21H 22H 23H 24H 0 0 MHA MLA 25H 26H R W R 10H W FFH R 40H W 00H R/W C0H R/W 00H R/W 00H W FCH W FCH 2003-01-30 D-Channel Receive FIFO D-Channel Transmit FIFO RFO RFO 0 0 XPR XPR 0 STI 0 XMR XMR RACI XTF RAC XDU XDU 0 0 XDOV XFW RMC RRES XME XRES MODED MDS2 MDS1 MDS0 EXMD1 TIMR1 SAP1 SAP2 XFBS RFBS CNT DIM2 DIM1 DIM0 0 ITF SRA XCRC RCRC VALUE SAPI1 SAPI2 Data Sheet 157 ISAC-SX PEB 3086 Detailed Register Description RBCLD RBCHD TEI1 TEI2 RSTAD TMD VFR 0 RDO 0 CRC 0 RBC7 0 0 0 OV RBC11 TEI1 TEI2 RAB 0 SA1 0 SA0 0 C/R 0 RBC0 RBC8 EA1 EA2 TA TLP 26H 27H 27H 28H 28H 29H 2A-2DH CIC1 S/G BAS 2EH R F3H W R W FEH FEH FEH R 00H R 00H W FFH W FFH R 0FH R/W 00H reserved CIR0 CIX0 CIR1 CIX1 CODR0 CODX0 CODR1 CODX1 CIC0 TBA2 TBA1 TBA0 BAC 2EH 2FH 2FH CICW CI1E CICW CI1E Transceiver, Auxiliary Interface NAME TR_ CONF0 TR_ CONF1 TR_ CONF2 TR_STA TR_CMD SQRR1 SQXR1 7 DIS_ TR 0 DIS_ TX 6 BUS 5 EN_ ICV 4 0 0 RLP ICV 3 L1SW 0 0 0 2 0 x 0 FSYN PD 1 EXLP x SGP 0 LP_A 0 LDD x SGD LD 0 ADDR R/WRES 30H 31H 32H 33H 34H 35H 35H 36H R/W 01H R/W R/W 80H R 00H R/W 08H R 40H W 4FH R 00H RPLL_ EN_ ADJ SFSC PDS 0 0 RINF XINF MSYN MFEN 0 MFEN DPRIO TDDIS 0 0 0 0 SQR11SQR12SQR13SQR14 SQX11 SQX12SQX13 SQX14 SQRR2 SQR21SQR22SQR23SQR24SQR31SQR32SQR33SQR34 Data Sheet 158 2003-01-30 ISAC-SX PEB 3086 Detailed Register Description Transceiver, Auxiliary Interface NAME 7 6 5 4 3 2 1 0 ADDR R/WRES 36H 37H 37H 38H 39H W 00H R 00H W 00H R 00H R/W FFH SQXR2 SQX21SQX22SQX23SQX24SQX31 SQX32SQX33 SQX34 SQRR3 SQR41SQR42SQR43SQR44SQR51SQR52SQR53SQR54 SQXR3 SQX41SQX42SQX43SQX44SQX51 SQX52SQX53 SQX54 ISTATR MASKTR TR_ MODE 0 1 0 x 1 0 x 1 0 x 1 0 LD LD RIC RIC SQC SQC SQW SQW DCH_ MODE MODE MODE INH 2 1 0 3AH R/W 00H 3BH reserved ACFG1 OD7 OD6 OD5 OD4 OD3 OD2 LED OE2 AR2 AT2 OD1 EL1 OE1 AR1 AT1 OD0 EL0 OE0 AR0 AT0 3CH R/W 00H 3DH R/W 00H 3EH R/W FFH 3FH 3FH R W 00H ACFG2 A7SEL A5SEL FBS A4SEL ACL AOE ARX ATX OE7 AR7 AT7 OE6 AR6 AT6 OE5 AR5 AT5 OE4 AR4 AT4 OE3 AR3 AT3 IOM Handler (Timeslot , Data Port Selection, CDA Data and CDA Control Register) Name CDA10 CDA11 CDA20 CDA21 CDA_ TSDP10 DPS 7 6 5 4 3 2 1 0 ADDR R/WRES 40H R/WFFH 41H R/WFFH 42H R/WFFH 43H R/WFFH 44H R/W 00H Controller Data Access Register (CH10) Controller Data Access Register (CH11) Controller Data Access Register (CH20) Controller Data Access Register (CH21) 0 0 TSS Data Sheet 159 2003-01-30 ISAC-SX PEB 3086 Detailed Register Description CDA_ TSDP11 CDA_ TSDP20 CDA_ TSDP21 BCH_ TSDP_ BC1 BCH_ TSDP_ BC2 DPS DPS DPS DPS 0 0 0 0 0 0 0 0 TSS TSS TSS TSS 45H R/W 01H 46H R/W 80H 47H R/W 81H 48H R/W 80H DPS 0 0 TSS 49H R/W 81H reserved reserved TR_ TSDP_ BC1 TR_ TSDP_ BC2 CDA1_ CR CDA2_ CR DPS 0 0 TSS 4AH 4BH 4CH R/W DPS 0 0 TSS 4DH R/W 0 0 0 0 EN_ EN_I1 EN_I0 EN_O1EN_O0 SWAP TBM EN_ EN_I1 EN_I0 EN_O1EN_O0 SWAP TBM 4EH R/W 00H 4FH R/W 00H IOM Handler (Control Registers, Synchronous Transfer Interrupt Control), MONITOR Handler Name TR_CR (CI_CS=0) 7 EN_ D 6 EN_ B2R 5 EN_ B1R 4 EN_ B2X 3 EN_ B1X 2 1 CS2-0 0 ADDR R/WRES 50H R/W Data Sheet 160 2003-01-30 ISAC-SX PEB 3086 Detailed Register Description TRC_CR (CI_CS=1) 0 DPS_ D 0 0 0 0 0 EN_ BC1 CS2-0 CS2-0 50H R/W 51H R/W 80H 52H BCH_ CR EN_D EN_ BC2 reserved DCI_CR DPS_ EN_ D_ D_ D_ (CI_CS=0) CI1 CI1 EN_D EN_B2 EN_B1 DCIC_CR (CI_CS=1) CS2-0 CS2-0 CS2-0 TSS TSS 53H R/W 53H R/W 54H R/W 55H R/W 00H 56H R/W 00H DIS_ IOM STI 10 ACK 10 STI 10 57H R/W 08H 58H 58H R 00H W 00H 0 0 EN_ MON 0 0 0 0 0 0 MON_CR DPS SDS1_CR ENS_ ENS_ ENS_ TSS TSS+1 TSS+3 SDS2_CR ENS_ ENS_ ENS_ TSS TSS+1 TSS+3 IOM_CR STI ASTI MSTI SDS_ CONF MCDA MOR MOX MOSR MDR MER SPU DIS_ CI_CS TIC_ AW DIS EN_ CLKM DIS_ BCL OD STI 21 ACK 21 STI 21 STI 20 ACK 20 STI 20 STI 11 ACK 11 STI 11 STOV STOV STOV STOV 21 20 11 10 0 0 0 0 STOV STOV STOV STOV 21 20 11 10 0 0 0 0 59H R/W FFH DIOM_ DIOM_ SDS2_ SDS1_ 5AH R/W 00H INV SDS BCL BCL MCDA11 MCDA10 5BH 5CH 5CH 0 0 5DH R FFH R FFH W FFH R 00H MCDA21 MCDA20 MONITOR Receive Data MONITOR Transmit Data MDA MAB 0 0 Data Sheet 161 2003-01-30 ISAC-SX PEB 3086 Detailed Register Description MOCR MSTA MCONF MRE 0 0 MRC 0 0 MIE 0 0 MXC 0 0 0 0 0 0 MAC 0 0 0 0 0 TOUT TOUT 5EH R/W 00H 5FH 5FH R 00H W 00H Interrupt, General Configuration Registers NAME ISTA MASK AUXI AUXM MODE1 MODE2 ID SRES TIMR2 7 ICB ICB 0 1 0 0 0 6 0 1 0 1 0 0 0 0 5 ST ST 4 CIC CIC 3 2 1 0 ICD ICD INT0 INT0 ADDR R/WRES 60H 60H 61H 61H 62H 63H 64H 64H 65H 66H6FH R 00H W FFH R 00H W FFH R/W 00H R/W 00H R 01H W 00H R/W 00H AUX TRAN MOS AUX TRAN MOS TIN2 TIN2 TIN1 TIN1 INT1 INT1 EAW WOV EAW WOV 0 0 WTC1 WTC2 CFS RSS2 RSS1 0 INT_ POL 0 0 PPSDX DESIGN RES_ RES_ RES_ RES_ RES_ MON DCH IOM TR RSTO CNT reserved RES_ RES_ CI BCH TMD 0 B-channel HDLC Control Registers Name ISTAB MASKB STARB 7 RME RME 6 RPF RPF 5 RFO RFO 0 4 XPR XPR 0 3 0 1 RACI 2 XDU XDU 0 1 0 1 XACI 0 0 1 0 ADDR R/WRES 70H 70H 71H R 10H W FFH R 40H XDOV XFW Data Sheet 162 2003-01-30 ISAC-SX PEB 3086 Detailed Register Description CMDRB RMC RRES 0 0 0 XTF RAC 0 0 XME XRES 0 0 0 ITF 71H 72H 73H 74H 0 0 MHA MLA RBC0 0 0 OV RBC11 RAL1 RAL2 VFR 0 RDO 0 CRC 0 RAB 0 HA1 0 HA0 0 C/R 0 LA TLP RBC8 75H 76H 76H 77H 77H 78H 78H 79H 7AH 7AH 7BH7FH W 00H W 00H R 00H R 00H W 00H W 00H R 0EH R/W 00H R W W 00H R/W C0H R/W C0H MODEB MDS2 MDS1 MDS0 EXMB 1 1 RFBS SRA XCRC RCRC reserved RAH1 RAH2 RBCLB RBCHB RAL1 RAL2 RSTAB TMB RFIFOB XFIFOB RBC7 0 RAH1 RAH2 B-Channel Receive FIFO B-Channel Transmit FIFO reserved Data Sheet 163 2003-01-30 ISAC-SX PEB 3086 Detailed Register Description 4.1 4.1.1 7 RFIFOD D-channel HDLC Control and C/I Registers RFIFOD - Receive FIFO D-Channel 0 Receive data RD (00-1F) A read access to any address within the range 00h-1Fh gives access to the "current" FIFO location selected by an internal pointer which is automatically incremented after each read access. This allows for the use of efficient "move string" type commands by the microcontroller. The RFIFOD contains up to 32 bytes of received data. After an ISTAD.RPF interrupt, a complete data block is available. The block size can be 4, 8, 16 or 32 bytes depending on the EXMD2.RFBS setting. After an ISTAD.RME interrupt, the number of received bytes can be obtained by reading the RBCLD register. 4.1.2 7 XFIFOD XFIFOD - Transmit FIFO D-Channel 0 Transmit data WR (00-1F) A write access to any address within the range 00-1FH gives access to the "current" FIFO location selected by an internal pointer which is automatically incremented after each write access. This allows the use of efficient "move string" type commands by the microcontroller. Depending on EXMD2.XFBS up to 16 or 32 bytes of transmit data can be written to the XFIFOD following an ISTAD.XPR interrupt. Data Sheet 164 2003-01-30 ISAC-SX PEB 3086 Detailed Register Description 4.1.3 ISTAD - Interrupt Status Register D-Channel Value after reset: 10H 7 ISTAD RME RPF RFO XPR XMR XDU 0 0 0 RD (20) RME ... Receive Message End One complete frame of length less than or equal to the defined block size (EXMD1.RFBS) or the last part of a frame of length greater than the defined block size has been received. The contents are available in the RFIFOD. The message length and additional information may be obtained from RBCHD and RBCLD and the RSTAD register. RPF ... Receive Pool Full A data block of a frame longer than the defined block size (EXMD1.RFBS) has been received and is available in the RFIFOD. The frame is not yet complete. RFO ... Receive Frame Overflow The received data of a frame could not be stored, because the RFIFOD is occupied. The whole message is lost. This interrupt can be used for statistical purposes and indicates that the microcontroller does not respond quickly enough to an RPF or RME interrupt (ISTAD). XPR ... Transmit Pool Ready A data block of up to the defined block size 16 or 32 (EXMD1.XFBS) can be written to the XFIFOD. An XPR interrupt will be generated in the following cases: * after an XTF or XME command as soon as the 16 or 32 bytes in the XFIFO are available and the frame is not yet complete * after an XTF together with an XME command is issued, when the whole frame has been transmitted * after a reset of the transmitter (XRES) * after a device reset XMR ... Transmit Message Repeat The transmission of the last frame has to be repeated because a collision on the S bus has been detected after the 16th/32nd data byte of a transmit frame. Data Sheet 165 2003-01-30 ISAC-SX PEB 3086 Detailed Register Description If an XMR interrupt occurs the transmit FIFO is locked until the XMR interrupt is read by the host (interrupt cannot be read if masked in MASKD). XDU ... Transmit Data Underrun The current transmission of a frame is aborted by transmitting seven '1's because the XFIFOD holds no further data. This interrupt occurs whenever the microcontroller has failed to respond to an XPR interrupt (ISTAD register) quickly enough, after having initiated a transmission and the message to be transmitted is not yet complete. If an XDU interrupt occurs the transmit FIFO is locked until the XDU interrupt is read by the host (interrupt cannot be read if masked in MASKD). 4.1.4 MASKD - Mask Register D-Channel Value after reset: FFH 7 MASKD RME RPF RFO XPR XMR XDU 1 0 1 WR (20) Each interrupt source in the ISTAD register can selectively be masked by setting the corresponding bit in MASKD to '1'. Masked interrupt status bits are not indicated when ISTAD is read. Instead, they remain internally stored and pending until the mask bit is reset to '0'. Data Sheet 166 2003-01-30 ISAC-SX PEB 3086 Detailed Register Description 4.1.5 STARD - Status Register D-Channel Value after reset: 40H 7 STARD XDOV XFW 0 0 RACI 0 XACI 0 0 RD (21) XDOV ... Transmit Data Overflow More than 16 or 32 bytes (according to selected block size) have been written to the XFIFOD, i.e. data has been overwritten. XFW ... Transmit FIFO Write Enable Data can be written to the XFIFOD. This bit may be polled instead of (or in addition to) using the XPR interrupt. RACI ... Receiver Active Indication The D-channel HDLC receiver is active when RACI = '1'. This bit may be polled. The RACI bit is set active after a begin flag has been received and is reset after receiving an abort sequence. XACI ... Transmitter Active Indication The D-channel HDLC-transmitter is active when XACI = '1'. This bit may be polled. The XACI-bit is active when an XTF-command is issued and the frame has not been completely transmitted 4.1.6 CMDRD - Command Register D-Channel Value after reset: 00H 7 CMDRD RMC RRES 0 STI XTF 0 XME 0 XRES WR (21) RMC ... Receive Message Complete Reaction to RPF (Receive Pool Full) or RME (Receive Message End) interrupt. By setting this bit, the microcontroller confirms that it has fetched the data, and indicates that the corresponding space in the RFIFOD may be released. Data Sheet 167 2003-01-30 ISAC-SX PEB 3086 Detailed Register Description RRES ... Receiver Reset HDLC receiver is reset, the RFIFOD is cleared of any data. STI ... Start Timer 1 The ISAC-SX timer 1 is started when STI is set to one. The timer is stopped by writing to the TIMR1 register. Note: Timer 2 is controlled by the TIMR2 register only. XTF ... Transmit Transparent Frame After having written up to 16 or 32 bytes (EXMD1.XFBS) to the XFIFOD, the microcontroller initiates the transmission of a transparent frame by setting this bit to '1'. The opening flag is automatically added to the message by the ISAC-SX (except in the extended transparent mode where no flags are used). XME ... Transmit Message End By setting this bit to '1' the microcontroller indicates that the data block written last to the XFIFOD completes the corresponding frame. The ISAC-SX terminates the transmission by appending the CRC (if EXMD1.XCRC=0) and the closing flag sequence to the data (except in the extended transparent mode where no such framing is used). XRES ... Transmitter Reset The D-channel HDLC transmitter is reset and the XFIFOD is cleared of any data. This command can be used by the microcontroller to abort a frame currently in transmission. Note: After an XPR interrupt further data has to be written to the XFIFOD and the appropriate Transmit Command (XTF) has to be written to the CMDRD register again to continue transmission, when the current frame is not yet complete (see also XPR in ISTAD). During frame transmission, the 0-bit insertion according to the HDLC bit-stuffing mechanism is done automatically. 4.1.7 MODED - Mode Register Value after reset: C0H 7 MODED MDS2 MDS1 MDS0 0 RAC DIM2 DIM1 0 DIM0 RD/WR (22) Data Sheet 168 2003-01-30 ISAC-SX PEB 3086 Detailed Register Description MDS2-0 ... Mode Select Determines the message transfer mode of the HDLC controller, as follows: MDS2-0 Mode Address Comparison Number of 1.Byte 2.Byte Address Bytes Remark 0 0 0 0 0 1 0 Reserved 1 Reserved 0 Non-Auto mode 1 Non-Auto mode 0 Extended transparent mode 0 Transparent - mode 0 - - No address compare. All frames accepted. High-byte address compare. Low-byte address compare. 1 TEI1,TEI2 - One-byte address compare. Two-byte address compare. 0 1 2 SAP1,SAP2,SAPG TEI1,TEI2,TEIG 1 0 1 1 1 1 1 Transparent > 1 mode 1 1 Transparent > 1 mode 2 SAP1,SAP2,SAPG - 1 0 - TEI1,TEI2,TEIG Note: SAP1, SAP2: two programmable address values for the first received address byte (in the case of an address field longer than 1 byte); SAPG = fixed value FC / FEH. TEI1, TEI2: two programmable address values for the second (or the only, in the case of a one-byte address) received address byte; TEIG = fixed value FFH Two different methods of the high byte and/or low byte address comparison can be selected by setting SAP1.MHA and/or SAP2.MLA. Data Sheet 169 2003-01-30 ISAC-SX PEB 3086 Detailed Register Description RAC ... Receiver Active The D-channel HDLC receiver is activated when this bit is set to '1'. If set to '0' the HDLC data is not evaluated in the receiver. DIM2-0 ... Digital Interface Modes These bits define the characteristics of the IOM Data Ports (DU, DD). The DIM0 bit enables/disables the collission detection. The DIM1 bit enables/disables the TIC bus access. The effect of the individual DIM bits is summarized in the table below. DIM2 0 0 0 0 1 0 1 x x DIM1 DIM0 Characteristics 0 1 Transparent D-channel, the collission detection is disabled Stop/go bit evaluated for D-channel access handling Last octet of IOM channel 2 used for TIC bus access TIC bus access is disabled Reserved 4.1.8 EXMD1- Extended Mode Register D-Channel 1 Value after reset: 00H 7 EXMD1 XFBS RFBS SRA XCRC RCRC 0 0 ITF RD/WR (23) XFBS ... Transmit FIFO Block Size 0 ... Block size for the transmit FIFO data is 32 byte 1 ... Block size for the transmit FIFO data is 16 byte Note: A change of XFBS will take effect after a receiver command (CMDRD.XME, CMDRD.XRES, CMDRD.XTF) has been written. Data Sheet 170 2003-01-30 ISAC-SX PEB 3086 Detailed Register Description RFBS ... Receive FIFO Block Size RFBS Bit 6 0 0 1 1 Bit5 0 1 0 1 32 byte 16 byte 8 byte 4 byte Block Size Receive FIFO Note: A change of RFBS will take effect after a transmitter command (CMDR.RMC, CMDR.RRES,) has been written SRA ... Store Receive Address 0 ... Receive Address isn't stored in the RFIFOD 1 ... Receive Address is stored in the RFIFOD XCRC ... Transmit CRC 0 ... CRC is transmitted 1 ... CRC isn't transmitted RCRC... Receive CRC 0 ... CRC isn't stored in the RFIFOD 1 ... CRC is stored in the RFIFOD ITF... Interframe Time Fill Selects the inter-frame time fill signal which is transmitted between HDLC-frames. 0 ... idle (continuous '1') 1 ... flags (sequence of patterns: `0111 1110') Note: ITF must be set to '0' for power down mode. In applications with D-channel access handling (collision resolution), the only possible inter-frame time fill is idle (continuous '1'). Otherwise the D-channel on the S/T-bus cannot be accessed Data Sheet 171 2003-01-30 ISAC-SX PEB 3086 Detailed Register Description 4.1.9 TIMR1 - Timer 1 Register Value after reset: 00H 7 TIMR1 CNT 5 4 VALUE 0 RD/WR (24) CNT ... Timer Counter CNT together with VALUE determines the time period T after which a AUXI.TIN1 interrupt will be generated: CNT=0...6:T = CNT x 2.048 sec + T1 CNT=7:T = T1 = ( VALUE+1 ) x 0.064 sec with T1 = ( VALUE+1 ) x 0.064 sec (generated periodically) The timer can be started by setting the STI-bit in CMDRD and will be stopped when a TIN1 interrupt is generated or the TIMR1 register is written. Note: If CNT is set to 7, a TIN interrupt is indefinitely generated after every expiration of T1 (i.e. T = T1). VALUE ... Timer Value Determines the value of the timer value T1 = ( VALUE + 1 ) x 0.064 sec. 4.1.10 SAP1 - SAPI1 Register Value after reset: FCH 7 SAP1 SAPI1 ... SAPI1 value Value of the first programmable Service Access Point Identifier (SAPI) according to the ISDN LAPD protocol. MHA... Mask High Address 0... 1... The SAPI address of an incomming frame is compared with SAP1, SAP2, SAPG. The SAPI address of an incomming frame is compared with SAP1 and SAPG. SAP1 can be masked with SAP2 thereby bit positions of SAP1 are not compared if they are set to '1' in SAP2. SAPI1 0 0 MHA WR (25) Data Sheet 172 2003-01-30 ISAC-SX PEB 3086 Detailed Register Description 4.1.11 SAP2 - SAPI2 Register Value after reset: FCH 7 SAP2 SAPI2 ... SAPI2 value Value of the second programmable Service Access Point Identifier (SAPI) according to the ISDN LAPD-protocol. MLA... Mask Low Address 0 ...The TEI address of an incomming frame is compared with TEI1, TEI2 and TEIG. 1 ...The TEI address of an incomming frame is compared with TEI1 and TEIG. TEI1 can be masked with TEI2 thereby bit positions of TEI1 are not compared if they are set to '1' in TEI2. SAPI2 0 0 MLA WR (26) 4.1.12 RBCLD - Receive Frame Byte Count Low D-Channel Value after reset: 00H 7 RBCLD RBC7 0 RBC0 RD (26) RBC7-0 ... Receive Byte Count Eight least significant bits of the total number of bytes in a received message (see RBCHD register). 4.1.13 RBCHD - Receive Frame Byte Count High D-Channel Value after reset: 00H. 7 RBCHD 0 0 0 OV RBC11 0 RBC8 RD (27) OV ... Overflow A '1' in this bit position indicates a message longer than (212 - 1) = 4095 bytes . Data Sheet 173 2003-01-30 ISAC-SX PEB 3086 Detailed Register Description RBC8-11 ... Receive Byte Count Four most significant bits of the total number of bytes in a received message (see RBCLD register). Note: Normally RBCHD and RBCLD should be read by the microcontroller after an RME-interrupt in order to determine the number of bytes to be read from the RFIFOD, and the total message length. The contents of the registers are valid only after an RME or RPF interrupt, and remain so until the frame is acknowledged via the RMC bit or RRES. 4.1.14 TEI1 - TEI1 Register 1 Value after reset: FFH 7 TEI1 TEI1 0 EA1 WR (27) TEI1 ... Terminal Endpoint Identifier In all message transfer modes except in transparent modes 0, 1 and extended transparent mode, TEI1 is used by the ISAC-SX for address recognition. In the case of a two-byte address field, it contains the value of the first programmable Terminal Endpoint Identifier according to the ISDN LAPD-protocol. In non-automodes with one-byte address field, TEI1 is a command address, according to X.25 LAPB. EA1 ... Address field Extension bit This bit is set to '1' according to HDLC/LAPD. 4.1.15 TEI2 - TEI2 Register Value after reset: FFH 7 TEI2 TEI2 0 EA2 WR (28) TEI2 ... Terminal Endpoint Identifier In all message transfer modes except in transparent modes 0, 1 and extended transparent mode, TEI2 is used by the ISAC-SX for address recognition. In the case of Data Sheet 174 2003-01-30 ISAC-SX PEB 3086 Detailed Register Description a two-byte address field, it contains the value of the second programmable Terminal Endpoint Identifier according of the ISDN LAPD-protocol. In non-auto-modes with one-byte address field, TEI2 is a response address, according to X.25 LAPD. EA2 ... Address field Extension bit This bit is to be set to '1' according to HDLC/LAPD. 4.1.16 RSTAD - Receive Status Register D-Channel Value after reset: 0FH 7 RSTAD VFR RDO CRC RAB SA1 SA0 C/R 0 TA RD (28) For general information please refer to Figure . VFR... Valid Frame Determines whether a valid frame has been received. The frame is valid (1) or invalid (0). A frame is invalid when there is not a multiple of 8 bits between flag and frame end (flag, abort). RDO ... Receive Data Overflow If RDO=1, at least one byte of the frame has been lost, because it could not be stored in RFIFOD. As opposed to the ISTAD.RFO an RDO indicates that the beginning of a frame has been received but not all bytes could be stored as the RFIFOD was temporarily full. CRC ... CRC Check The CRC is correct (1) or incorrect (0). RAB ... Receive Message Aborted The receive message was aborted by the remote station (1), i.e. a sequence of seven 1's was detected before a closing flag. Data Sheet 175 2003-01-30 ISAC-SX PEB 3086 Detailed Register Description SA1-0 ... SAPI Address Identification TA ... TEI Address Identification SA1-0 are significant in non-automode with a two-byte address field, as well as in transparent mode 3. TA is significant in all modes except in transparent modes 0 and 1. Two programmable SAPI values (SAP1, SAP2) plus a fixed group SAPI (SAPG of value FCH/FEH), and two programmable TEI values (TEI1, TEI2) plus a fixed group TEI (TEIG of value FFH), are available for address comparison. The result of the address comparison is given by SA1-0 and TA, as follows: Address Match with MDS2-0 010 (Non-Auto/8 Mode) SA1 x x SA0 x x 0 0 1 1 0 0 0 1 0 1 TA 0 1 0 1 0 1 0 1 x x x 0 1 x 1st Byte TEI2 TEI1 SAP2 SAP2 SAPG SAPG SAP1 SAP1 SAP2 SAPG SAP1 2nd Byte TEIG TEI2 TEIG TEI1 or TEI2 TEIG TEI1 TEIG TEI1 or TEI2 reserved 0 011 (Non-Auto/16 0 Mode) 0 0 1 1 111 (Transparent Mode1) 101 (Transparent Mode 2) 0 0 1 1 Note: If SAP1 and SAP2 contain identical values, the combination SAP1,2-TEIG will only be indicated by SA1,0 = '10' (i.e. the value '00' will not occur in this case). C/R ... Command/Response The C/R bit contains the C/R bit of the received frame (Bit1 in the SAPI address) Note: The contents of RSTAD corresponds to the last received HDLC frame; it is duplicated into RFIFOD for every frame (last byte of frame) Data Sheet 176 2003-01-30 ISAC-SX PEB 3086 Detailed Register Description 4.1.17 TMD -Test Mode Register D-Channel Value after reset: 00H 7 TMD 0 0 0 0 0 0 0 0 TLP RD/WR (29) For general information please refer to Chapter 3.9. TLP ... Test Loop The TX path of layer-2 is internally connected with the RX path of layer-2. Data coming from the layer 1 controller will not be forwarded to the layer 2 controller. The setting of TLP is only valid if the IOM interface is active. 4.1.18 CIR0 - Command/Indication Receive 0 Value after reset: F3H 7 CIR0 CODR0 CIC0 CIC1 S/G 0 BAS RD (2E) CODR0 ... C/I Code 0 Receive Value of the received Command/Indication code. A C/I-code is loaded in CODR0 only after being the same in two consecutive IOM-frames and the previous code has been read from CIR0. CIC0 ... C/I Code 0 Change A change in the received Command/Indication code has been recognized. This bit is set only when a new code is detected in two consecutive IOM-frames. It is reset by a read of CIR0. CIC1 ... C/I Code 1 Change A change in the received Command/Indication code in IOM-channel 1 has been recognized. This bit is set when a new code is detected in one IOM-frame. It is reset by a read of CIR0. Data Sheet 177 2003-01-30 ISAC-SX PEB 3086 Detailed Register Description S/G ... Stop/Go Bit Monitoring Indicates the availability of the upstream D-channel on the S/T interface. 1: Stop 0: Go BAS ... Bus Access Status Indicates the state of the TIC-bus: 0: the ISAC-SX itself occupies the D- and C/I-channel 1: another device occupies the D- and C/I-channel Note: The CODR0 bits are updated every time a new C/I-code is detected in two consecutive IOM-frames. If several consecutive valid new codes are detected and CIR0 is not read, only the first and the last C/I code is made available in CIR0 at the first and second read of that register, respectively. 4.1.19 CIX0 - Command/Indication Transmit 0 Value after reset: FEH 7 CIX0 CODX0 TBA2 TBA1 TBA0 0 BAC WR (2E) CODX0 ... C/I-Code 0 Transmit Code to be transmitted in the C/I-channel 0. The code is only transmitted if the TIC bus is occupied. If TIC bus is enabled but occupied by another device, only "1s" are transmitted. TBA2-0 ... TIC Bus Address Defines the individual address for the ISAC-SX on the IOM bus. This address is used to access the C/I- and D-channel on the IOM interface. Note: If only one device is liable to transmit in the C/I- and D-channels of the IOM it should always be given the address value '7'. BAC ... Bus Access Control Only valid if the TIC-bus feature is enabled (MODED.DIM2-0). If this bit is set, the ISAC-SX will try to access the TIC-bus to occupy the C/I-channel even if no D-channel frame has to be transmitted. It should be reset when the access has been completed to grant a similar access to other devices transmitting in that IOMchannel. Data Sheet 178 2003-01-30 ISAC-SX PEB 3086 Detailed Register Description Note: Access is always granted by default to the ISAC-SX with TIC-Bus Address (TBA2-0, STCR register) '7', which has the lowest priority in a bus configuration. 4.1.20 CIR1 - Command/Indication Receive 1 Value after reset: FEH 7 CIR1 CODR1 CICW 0 CI1E RD (2F) CODR1 ... C/I-Code 1 Receive CICW, CI1E ... C/I-Channel Width, C/I-Channel 1 Interrupt Enable These two bits contain the read back values from CIX1 register (see below). 4.1.21 CIX1 - Command/Indication Transmit 1 Value after reset: FEH 7 CIX1 CODX1 CICW 0 CI1E WR (2F) CODX1 ... C/I-Code 1 Transmit Bits 7-2 of C/I-channel 1. CICW... C/I-Channel Width CICW selects between a 4 bit ('0') and 6 bit ('1') C/I1 channel width. The C/I1 handler always reads and writes 6-bit values but if 4-bit is selected, the higher two bits are ignored for interrupt generation. However in write direction the full CODX1 code is transmitted, i.e. the host must write the higher two bits to "1". CI1E ... C/I-Channel 1 Interrupt Enable Interrupt generation ISTA.CIC of CIR0.CIC1 is enabled (1) or masked (0). Data Sheet 179 2003-01-30 ISAC-SX PEB 3086 Detailed Register Description 4.2 4.2.1 Transceiver Registers TR_CONF0 - Transceiver Configuration Register 0 Value after reset: 01H 7 TR_ CONF0 DIS_ TR BUS EN_ ICV 0 L1SW 0 EXLP 0 LDD RD/WR (30) DIS_TR ... Disable Transceiver Setting DIS_TR to "1" disables the transceiver. In order to reenable the transceiver again, a transceiver reset must be issed (SRES.RES_TR = 1). The transceiver must not be reenabled by setting DIS_TR from "1" to "0". For general information please refer to Chapter 3.3.10. BUS ... Point-to-Point / Bus Selection (NT, LT-S and Int. NT mode only) 0: Adaptive Timing (Point-t-Point, extended passive bus). 1: Fixed Timing (Short passive bus). EN_ICV ... Enable Illegal Code Violation 0:normal operation 1:ICV enabled. The receipt of at least one illegal code violation within one multi-frame is indicated by the C/I indication '1011' (CVR) in two consecutive IOM frames. L1SW ... Enable Layer 1 State Machine in Software 0:Layer 1 state machine of the ISAC-SX is used 1:Layer 1 state machine is disabled. The functionality can be realized in software. The commands can be written to register TR_CMD and the status can be read from TR_STA. For general information please refer to Chapter 3.5. EXLP ... External loop In case the analog loopback is activated with C/I = ARL or with the LP_A bit in the TR_CMD register the loop is a 0: internal loop next to the line pins 1: external loop which has to be closed between SR1/2 and SX1/SX2 Note: The external loop is only useful if bit DIS_TX of register TR_CONF2 is set to '0'. Data Sheet 180 2003-01-30 ISAC-SX PEB 3086 Detailed Register Description For general information please refer to Chapter 3.3.11. LDD ... Level Detection Discard 0: Automatic clock generation after detection of any signal on the line in power down state 1: No clock generation after detection of any signal on the line in power down state Note: If an interrupt by the level detect circuitry is generated, the microcontroller has to set this bit to '0' for an activation of the S/T interface. For general information please refer to Chapter 3.3.9 and Chapter 3.7.6. 4.2.2 TR_CONF1 - Transceiver Configuration Register 1 Value after reset: 0xH 7 TR_ CONF1 0 RPLL_ EN_ ADJ SFSC 0 0 x x 0 x RD/WR (31) RPLL_ADJ ... Receive PLL Adjustment 0: DPLL tracking step is 0.5 XTAL period per S-frame 1: DPLL tracking step is 1 XTAL period per S-frame EN_SFSC ... Enable Short FSC 0: No short FSC is generated 1: A short FSC is generated once per multi-frame (every 40th IOM frame) x ... Undefined The value of these bits depends on the selected mode. It is important to note that these bits must not be overwritten to a different value when accessing this register. 4.2.3 TR_CONF2 - Transmitter Configuration Register 2 Value after reset: 80H 7 TR_ CONF2 DIS_ TX PDS 0 RLP 0 0 SGP 0 SGD RD/WR (32) Data Sheet 181 2003-01-30 ISAC-SX PEB 3086 Detailed Register Description DIS_TX ... Disable Line Driver 0: Transmitter is enabled 1: Transmitter is disabled For general information please refer to Chapter 3.3.10. PDS ... Phase Deviation Select Defines the phase deviation of the S-transmitter. 0: The phase deviation is 2 S-bits minus 7 oscillator periods plus analog delay plus delay of the external circuitry. 1: The phase deviation is 2 S-bits minus 9 oscillator periods plus analog delay plus delay of the external circuitry. For general information please refer to Chapter 3.3.8. RLP ... Remote Line Loop 0: Remote Loop open 1: Remote Loop closed For general information please refer to Chapter 3.3.11. SGP ... Stop/Go Bit Polarity Defines the polarity of the S/G bit output on pin SGO. 0: low active (SGO=0 means "go"; SGO=1 means "stop") 1: high active (SGO=1 means "go"; SGO=0 means "stop") SGD ... Stop/Go Bit Duration Defines the duration of the S/G bit output on pin SGO. 0: active during the D-channel timeslot 1: active during the whole corresponding IOM frame (starts and ends with the beginning of the D-channel timeslot) Note: Outside the active window of SGO (defined in SGD) the level on pin SGO remains in the "stop"-state depending on the selected polarity (SGP), i.e. SGO=1 (if SGP=0) or SGO=0 (if SGP=1) outside the active window. Data Sheet 182 2003-01-30 ISAC-SX PEB 3086 Detailed Register Description 4.2.4 TR_STA - Transceiver Status Register Value after reset: 00H 7 TR_ STA RINF SLIP ICV 0 FSYN 0 0 LD RD (33) Important: This register is used only if the Layer 1 state machine of the ISAC-SX is disabled (TR_CONF0.L1SW = 1) and implemented in software! With the IPAC layer 1 state machine enabled, the signals from this register are automatically evaluated. For general information please refer to Chapter 3.5. RINF ... Receiver INFO 00: Received INFO 0 01: Received any signal except INFO 0,2,3,4 10: Reserved (NT mode) or INFO 2 (TE mode) 11: Received INFO 3 (NT mode) or INFO 4 (TE mode) SLIP ... SLIP Detected A '1' in this bit position indicates that a SLIP is detected in the receive or transmit path. ICV ... Illegal Code Violation 0: No illegal code violation is detected 1: Illegal code violation (ANSI T1.605) in data stream is detected FSYN ... Frame Synchronization State 0: The S/T receiver is not synchronized 1: The S/T receiver has synchronized to the framing bit F LD ... Level Detection 0: No receive signal has been detected on the line. 1: Any receive signal has been detected on the line. Data Sheet 183 2003-01-30 ISAC-SX PEB 3086 Detailed Register Description 4.2.5 TR_CMD - Transceiver Command Register Value after reset: 08H 7 TR_ CMD XINF DPRIO TDDIS PD LP_A 0 0 RD/WR (34) Important: This register is only writable if the Layer 1 state machine of the ISAC-SX is disabled (TR_CONF0.L1SW = 1)! With the ISAC-SX layer 1 state machine enabled, the signals from this register are automatically generated, but nevertheless this register can always be read. DPRIO can also be written in Intelligent NT mode. XINF ... Transmit INFO 000: Transmit INFO 0 001: reserved 010: Transmit INFO 1 (TE mode) or INFO 2 (NT mode) 011: Transmit INFO 3 (TE mode) or INFO 4 (NT mode) 100: Send continous pulses at 192 kbit/s alternating or 96 kHz rectangular, respectively (SCP) 101: Send single pulses at 4 kbit/s with alternating polarity corresponding to 2 kHz fundamental mode (SSP) 11x: reserved DPRIO ... D-Channel Priority (always writable in Int. NT mode) 0: Priority Class 1for D channel access on IOM (Int. NT) or on S interface (TE/LT-T) 1: Priority Class 2 for D channel access on IOM (Int. NT) or on S interface (TE/LT-T) TDDIS ... Transmit Data Disabled (TE mode) 0: The B and D channel data are transparently transmitted on the S/T interface if INFO 3 is being transmitted 1: The B and D channel data are set to logical '1' on the S/T interface if INFO 3 is being transmitted PD ... Power Down 0: The transceiver is set to operational mode 1: The transceiver is set to power down mode For general information please refer to Chapter 3.5.1.2. Data Sheet 184 2003-01-30 ISAC-SX PEB 3086 Detailed Register Description LP_A ... Loop Analog The setting of this bit corresponds to the C/I command ARL. 0: Analog loop is open 1: Analog loop is closed internally or externally according to the EXLP bit in the TR_CONF0 register For general information please refer to Chapter 3.3.11. 4.2.6 SQRR1 - S/Q-Channel Receive Register 1 Value after reset: 40H 7 SQRR MSYN MFEN 0 0 0 SQR1 SQR2 SQR3 SQR4 RD (35) For general information please refer to Chapter 3.3.2. MSYN ... Multi-frame Synchronization State 0: The S/T receiver has not synchronized to the received FA and M bits 1: The S/T receiver has synchronized to the received FA and M bits MFEN ... Multiframe Enable Read-back of the MFEN bit of the SQXR register SQR11-14 ... Received S Bits Received S bits in frames 1, 6, 11 and 16 (TE mode) received Q bits in frames 1, 6, 11 and 16 (NT mode). Data Sheet 185 2003-01-30 ISAC-SX PEB 3086 Detailed Register Description 4.2.7 SQXR1- S/Q-Channel TX Register 1 Value after reset: 4FH 7 SQXR1 0 MFEN 0 0 0 SQX1 SQX2 SQX3 SQX4 WR (35) MFEN ... Multiframe Enable Used to enable or disable the multiframe structure (see Chapter 3.3.2) 0: S/T multiframe is disabled 1: S/T multiframe is enabled Readback value in SQRR1. SQX1-4 ... Transmitted S/Q Bits Transmitted Q bits (FA bit position) in frames 1, 6, 11 and 16 (TE mode), transmitted S bits (FA bit position) in frames 1, 6, 11 and 16 (NT mode). 4.2.8 SQRR2 - S/Q-Channel Receive Register 2 Value after reset: 00H 7 SQRR2 0 RD (36) SQR21 SQR22 SQR23 SQR24 SQR31 SQR32 SQR33 SQR34 SQR21-24, SQR31-34... Received S Bits (TE mode only) Received S bits in frames 2, 7, 12 and 17 (SQR21-24, subchannel 2), and in frames 3, 8, 13 and 18 (SQR31-34, subchannel 3). 4.2.9 SQXR2 - S/Q-Channel TX Register 2 Value after reset: 00H 7 SQXR2 0 WR (36) SQX21 SQX22 SQX23 SQX24 SQX31 SQX32 SQX33 SQX34 Data Sheet 186 2003-01-30 ISAC-SX PEB 3086 Detailed Register Description SQX21-24, SQX31-34... Transmitted S Bits (NT mode only) Transmitted S bits in frames 2, 7, 12 and 17 (SQX21-24, subchannel 2), and in frames 3, 8, 13 and 18 (SQX31-34, subchannel 3). 4.2.10 SQRR3 - S/Q-Channel Receive Register 3 Value after reset: 00H 7 SQRR3 0 RD (37) SQR41 SQR42 SQR43 SQR44 SQR51 SQR52 SQR53 SQR54 SQR41-44, SQR51-54... Received S Bits (TE mode only) Received S bits in frames 4, 9, 14 and 19 (SQR41-44, subchannel 4), and in frames 5, 10, 15 and 20 (SQR51-54, subchannel 5). 4.2.11 SQXR3 - S/Q-Channel TX Register 3 Value after reset: 00H 7 SQXR3 0 WR (37) SQX41 SQX42 SQX43 SQX44 SQX51 SQX52 SQX53 SQX54 SQX41-44, SQX51-54... Transmitted S Bits (NT mode only) Transmitted S bits in frames 4, 9, 14 and 19 (SQX41-44, subchannel 4), and in frames 5, 10, 15 and 20 (SQX51-54, subchannel 5). 4.2.12 ISTATR - Interrupt Status Register Transceiver Value after reset: 00H 7 ISTATR x x x x LD RIC SQC 0 SQW RD (38) For all interrupts in the ISTATR register the following logical states are defined: 0: Interrupt is not acitvated 1: Interrupt is acitvated Data Sheet 187 2003-01-30 ISAC-SX PEB 3086 Detailed Register Description x ... Reserved Bits set to "1" in this bit position must be ignored. LD ... Level Detection Any receive signal has been detected on the line. This bit is set to "1" (i.e. an interrupt is generated if not masked) as long as any receiver signal is detected on the line. RIC ... Receiver INFO Change RIC is activated if one of the TR_STA bits RINF or ICV has changed. This bit is reset by reading the register TR_STA. SQC ... S/Q-Channel Change A change in the received S-channel (TE) or Q-channel (NT) has been detected. The new code can be read from the SQRxx bits of registers SQRR1-3 within the next multiframe (5 ms). This bit is reset by a read access to the corresponding SQRRx register. SQW ... S/Q-Channel Writable The S/Q channel data for the next multiframe is writable. The register for the Q (S) bits to be transmitted (received) has to be written (read) within the next multiframes (5 ms). This bit is reset by writing register SQXRx. 4.2.13 MASKTR - Mask Transceiver Interrupt Value after reset: FFH 7 MASKTR 1 1 1 1 LD RIC SQC 0 SQW RD/WR (39) The transceiver interrupts LD, RIC, SQC and SQW are enabled (0) or disabled (1). 4.2.14 TR_MODE - Transceiver Mode Register 1 Value after reset: 000000xxB 7 TR_ MODE 0 0 0 0 0 DCH_ MODE MODE MODE RD/WR (3A) INH 2 1 0 Data Sheet 188 2003-01-30 ISAC-SX PEB 3086 Detailed Register Description For general information please refer also to Chapter 3.7.5.4. DCH_INH ... D-Channel Inhibit Setting this bit to '1' has the effect that the S-transceiver blocks the access to the Dchannel on S by inverting the E-bits. MODE2-0 ... Transceiver Mode 000: 001: 010: 011: 110: 111: 100: 101: TE mode LT-T mode NT mode (without D-channel handler) LT-S mode (without D-channel handler) Intelligent NT mode (with NT state machine and with D-channel handler) Intelligent NT mode (with LT-S state machine and with D-channel handler) reserved reserved Note: The three modes TE, LT-T and LT-S can be selected by pin strapping (reset values for bits TR_MODE.MODE0,1 loaded from pins MODE0,1), all other modes are programmable only. Data Sheet 189 2003-01-30 ISAC-SX PEB 3086 Detailed Register Description 4.3 4.3.1 Auxiliary Interface Registers ACFG1 - Auxiliary Configuration Register 1 Value after reset: 00H 7 ACFG1 OD7 OD6 OD5 OD4 OD3 OD2 OD1 0 OD0 RD/WR (3C) For general information please refer to Chapter 3.8.1. OD7-0 ... Output Driver Select for AUX7 - AUX0 0: output is open drain 1: output is push/pull Note: The ODx configuration is only valid if the corresponding output is enabled in the AOE register. AUX0-2 are only available in TE and Int. NT mode and not in all other modes (used as channel select). AUX7 and AUX6 provide internal pull up resistors which are only available as inputs and in output/open drain mode, but disabled in output / push/pull mode. 4.3.2 ACFG2 - Auxiliary Configuration Register 2 Value after reset: 00H 7 ACFG2 A7SEL A5SEL FBS A4SEL ACL LED EL1 0 EL0 RD/WR (3D) A7SEL ... AUX7 Function Select 0: pin AUX7 provides normal I/O functionality. 1: pin AUX7 provides the S/G bit output (SGO) from the IOM DD-line. Bit AOE.OE7 is don't care, the output characteristic (push pull or open drain) can be selected via ACFG1.OD7. Data Sheet 190 2003-01-30 ISAC-SX PEB 3086 Detailed Register Description A5SEL ... AUX5 Function Select 0: pin AUX5 provides normal I/O functionality. 1: pin AUX5 provides an FSC or BCL signal output (FBOUT) which is selected in ACFG2.FBS. Bit AOE.OE5 is don't care, the output characteristic (push pull or open drain) can be selected via ACFG1.OD5. For general information please refer to Chapter 3.4. FBS ... FSC/BCL Output Select 0: FSC is output on pin AUX5. 1: BCL (single bit clock) is output on pin AUX5. Note: This selection has only effect on pin AUX5 if FBOUT is enabled (A5SEL=1). In LT-T mode pin SCLK provides an 1.536 MHz output clock which can be used as DCL input. This is necessary for BCL generation. For general information please refer to Chapter 3.4. A4SEL ... AUX4 Function Select 0: pin AUX4 provides normal I/O functionality. 1: pin AUX4 supports multiframe synchronization and is used as M-bit input in Int. NT/ NT/LT-S modes or as M-bit output in TE/LT-T modes (input/output is automatically selected with the mode). Bit AOE.OE4 is don't care, the output characteristic (push pull or open drain) can be selected via ACFG1.OD4. For general information please refer to Chapter 3.3.3. ACL ... ACL Function Select 0: Pin ACL automatically indicates the S-bus activation status by a LOW level. 1: The output state of ACL is programmable by the host in bit LED. Note: An LED with preresistance may directly be connected to ACL. LED ... LED Control If enabled (ACL=1) the LED with preresistance connected between VDD and ACL is switched ... 0: Off (high level on pin ACL) 1: On (low level on pin ACL) EL0, 1 ... Edge/Level Triggered Interrupt Input for INT0, INT1 0: A negative level ... 1: A negative edge ... on INT0/1 (pins AUX6/7) generates an interrupt to the ISAC-SX. Data Sheet 191 2003-01-30 ISAC-SX PEB 3086 Detailed Register Description Note: An interrupt is only generated if the corresponding mask bit in AUXM is reset. This configuration is only valid if the corresponding output enable bit in AOE is disabled. For general information please refer to Chapter 3.8.1. 4.3.3 AOE - Auxiliary Output Enable Register Value after reset: FFH 7 AOE OE7 OE6 OE5 OE4 OE3 OE2 OE1 0 OE0 RD/WR (3E) For general information please refer to Chapter 3.8.1. OE7-0 ... Output Enable for AUX7 - AUX0 0: Pin AUX7-0 is configured as output. The value of the corresponding bit in the ATX register is driven on AUX7-0. 1: Pin AUX7-0 is configured as input. The value of the corresponding bit can be read from the ARX register. Note: In NT and LT modes the pins AUX0-2 are not available as I/O pins. If pins AUX7, AUX6 are to be used as interrupt input, OE7, OE6 must be set to 1. If pins AUX7, AUX5 and AUX4 are not used as I/O pins (see ACFG2), the corresponding OEx bit cannot be set, but delivers the mode dependent direction (input/output) in that function upon a read access. If the secondary function is disabled, the direction of the pin as I/O pin is valid again. 4.3.4 ARX - Auxiliary Interface Receive Register Value after reset: (not defined) 7 ARX AR7 AR6 AR5 AR4 AR3 AR2 AR1 0 AR0 RD (3F) AR7-0 ... Auxiliary Receive The value of AR7-0 always reflects the level at pin AUX7-0 at the time when ARX is read by the host even if a pin is configured as output. If the mask bit for AUX7, 6 is set in the MASKA register, no interrupt is generated to the ISAC-SX, however, the current state at pin AUX7,6 can be read from AR7,6 Data Sheet 192 2003-01-30 ISAC-SX PEB 3086 Detailed Register Description Note: In NT and LT modes the pins AUX0-2 are not available as I/O pins. 4.3.5 ATX - Auxiliary Interface Transmit Register Value after reset: 00H 7 ATX AT7 AT6 AT5 AT4 AT3 AT2 AT1 0 AT0 WR (3F) AT7-0 ... Auxiliary Transmit A '0' or '1' in AT7-0 will drive a low or a high level at pin AUX7-0 if the corresponding output is enabled in the AOE register. Note: In NT and LT modes the pins AUX0-2 are not available as I/O pins. Data Sheet 193 2003-01-30 ISAC-SX PEB 3086 Detailed Register Description 4.4 4.4.1 IOM-2 and MONITOR Handler CDAxy - Controller Data Access Register xy 7 CDAxy Controller Data Access Register 0 RD/WR (40-43) Data registers CDAxy which can be accessed from the controller. Register CDA10 CDA11 CDA20 CDA21 Register Address 40H 41H 42H 43H Value after Reset FFH FFH FFH FFH Data Sheet 194 2003-01-30 ISAC-SX PEB 3086 Detailed Register Description 4.4.2 XXX_TSDPxy - Time Slot and Data Port Selection for CHxy 7 XXX_ TSDPxy DPS 0 0 TSS 0 RD/WR (44-4D) Register CDA_TSDP10 CDA_TSDP11 CDA_TSDP20 CDA_TSDP21 BCH_TSDP_BC1 BCH_TSDP_BC2 TR_TSDP_BC1 TR_TSDP_BC2 Register Address 44H 45H 46H 47H 48H 49H 4CH 4DH Value after Reset 00H ( = output on B1-DD) 01H ( = output on B2-DD) 80H ( = output on B1-DU) 81H ( = output on B2-DU) 80H ( = output on B1-DU) 81H ( = output on B2-DU) 00H ( = transceiver output on B1-DD), see note 01H ( = transceiver output on B2-DD), see note This register determines the time slots and the data ports on the IOM-2 interface for the data channels 'xy' of the functional units 'XXX' which are Controller Data Access (CDA), B-channel controller (BCH) and Transceiver (TR). The B-channel controller (BCH) can access any combination of two 8-bit timeslots and one 2-bit timeslot (e.g. 16-bit access to B1+B2 or 18-bit IDSL in 2B+D). The position of the two 8-bit timeslots is programmed in BCH_TSDP_BC1 and BCH_TSDP_BC2. The position of the 2-bit timeslot is programmed in BCH_CR. In the same registers each of the three timeslots is enabled/disabled. The position of B-channel data from the S-interface is programmed in TR_TSDP_BC1 and TR_TSDP_BC2. Note: The reset values for TR_TSDP_BC1/2 are depending on the mode selection (MODE0/1) and channel selection (CH0-2). Data Sheet 195 2003-01-30 ISAC-SX PEB 3086 Detailed Register Description DPS ... Data Port Selection 0:The data channel xy of the functional unit XXX is output on DD. The data channel xy of the functional unit XXX is input from DU. 1:The data channel xy of the functional unit XXX is output on DU. The data channel xy of the functional unit XXX is input from DD. Note: For the CDA (controller data access) data the input is determined by the CDA_CRx.SWAP bit. If SWAP = '0' the input for the CDAxy data is vice versa to the output setting for CDAxy. If the SWAP = '1' the input from CDAx0 is vice versa to the output setting of CDAx1 and the input from CDAx1 is vice versa to the output setting of CDAx0. See controller data access description in Chapter 3.7.1.1. TSS ... Timeslot Selection Selects one of 32 timeslots (0...31) on the IOM-2 interface for the data channels. Note: The TSS reset values for TR_TSDP_BC1/2 are determined by the channel select pins CH2-0 which are mapped to the corresponding bits TSS4-2. 4.4.3 CDAx_CR - Control Register Controller Data Access CH1x 7 CDAx_ CR 0 0 EN_ TBM 0 EN_I1 EN_I0 EN_O1 EN_O0 SWAP RD/WR (4E-4F) Register CDA1_CR CDA2_CR Register Address 4EH 4FH Value after Reset 00H 00H For general information please refer to Chapter 3.7.1.1. EN_TBM ... Enable TIC Bus Monitoring 0: The TIC bus monitoring is disabled 1: The TIC bus monitoring with the CDAx0 register is enabled. The TSDPx0 register must be set to 08H for monitoring from DU or 88H for monitoring from DD, respectively (This selection is only valid if IOM_CR.TIC_DIS = 0). Data Sheet 196 2003-01-30 ISAC-SX PEB 3086 Detailed Register Description EN_I1, EN_I0 ... Enable Input CDAx0, CDAx1 0: The input of the CDAx0, CDAx1 register is disabled 1: The input of the CDAx0, CDAx1 register is enabled EN_O1, EN_O0 ... Enable Output CDAx0, CDAx1 0: The output of the CDAx0, CDAx1 register is disabled 1: The output of the CDAx0, CDAx1 register is enabled SWAP ... Swap Inputs 0: The time slot and data port for the input of the CDAxy register is defined by its own TSDPxy register. The data port for the CDAxy input is vice versa to the output setting for CDAxy. 1: The input (time slot and data port) of the CDAx0 is defined by the TSDP register of CDAx1 and the input of CDAx1 is defined by the TSDP register of CDAx0. The data port for the CDAx0 input is vice versa to the output setting for CDAx1. The data port for the CDAx1 input is vice versa to the output setting for CDAx0. The input definition for time slot and data port CDAx0 are thus swapped to CDAx1 and for CDAx1 to CDAx0. The outputs are not affected by the SWAP bit. 4.4.4 TR_CR - Control Register Transceiver Data (IOM_CR.CI_CS=0) Value after reset: F8H 7 TR_CR EN_ D EN_ B2R EN_ B1R EN_ B2X EN_ B1X CS2-0 0 RD/WR (50) Read and write access to this register is only possible if IOM_CR.CI_CS = 0. EN_D ... Enable Transceiver D-Channel Data EN_B2R ... Enable Transceiver B2 Receive Data EN_B1R ... Enable Transceiver B1 Receive Data EN_B2X ... Enable Transceiver B2 Transmit Data EN_B1X ... Enable Transceiver B1 Transmit Data This register is used to individually enable/disable the D-channel (both RX and TX direction)and the receive/transmit paths for the B-channel of the S-transceiver. 0: The corresponding data path to the transceiver is disabled. 1: The corresponding data path to the transceiver is enabled. Data Sheet 197 2003-01-30 ISAC-SX PEB 3086 Detailed Register Description Note: Receive data corresponds to downstream direction, and transmit data corresponds to upstream direction. CS2-0 ... Channel Select for Transceiver D-channel This register is used to select one of eight IOM channels to which the transceiver D-channel data is related to. Note: The reset value is determined by the channel select pins CH2-0 which are directly mapped to CS2-0. It should be noted that writing TR_CR.CS2-0 will also write to TRC_CR.CS2-0 and therefore modify the channel selection for the transceiver C/I0 data. 4.4.4.1 TRC_CR - Control Register Transceiver C/I0 (IOM_CR.CI_CS=1) 7 0 0 0 0 0 0 CS2-0 RD/WR (50) Value after reset: 00H TRC_CR Write access to this register is possible if IOM_CR.CI_CS = 0 or IOM_CR.CI_CS = 1. Read access to this register is possible only if IOM_CR.CI_CS = 1. CS2-0 ... Channel Select for the Transceiver C/I0 Channel This register is used to select one of eight IOM channels to which the transceiver C/I0 channel data is related to. The reset value is determined by the MODE2-bit and the channel select pins CH2-0 which are mapped to CS2-0. 4.4.5 BCH_CR - Control Register B-Channel Controller Data Value after reset:08H 7 BCH_CR DPS_D 0 EN_D EN_ BC2 EN_ BC1 CS2-0 0 RD/WR (51) The registers BCH_TSDP_BC1/2 (see above) select the IOM-2 timeslots for B-channel controller access. For the B-channel controller two 8-bit timeslots can be selected (position and direction). This register BCH_CR is used to select the position (CS2-0) and direction (DPS_D) of the 2-bit timeslot for the B-channel controller, and each of the three selected timeslots (2 x 8-bit and 2-bit) is individually enabled/disabled (EN_BC1, EN_BC2, EN_D). Data Sheet 198 2003-01-30 ISAC-SX PEB 3086 Detailed Register Description DPS_D ... Data Port Selection for D-Channel Timeslot access 0: The B-channel controller data is output on DD. The B-channel controller data is input from DU. 1: The B-channel controller data is output on DU. The B-channel controller data is input from DD. EN_D ... Enable D-Channel Timeslot (2-bit) for B-Channel controller access EN_BC2 ... Enable B2-Channel Timeslot (8-bit) for B-Channel controller access EN_BC1 ... Enable B1-Channel Timeslot (8-bit) for B-Channel controller access These bits individually enable/disable the B-channel access to the 2-bit and the two 8-bit timeslots. 0: B-channel B/A does not access timeslot data B1, B2 or D, respectively. 1: B-channel B/A does access timeslot data B1, B2 or D, respectively. Note: The terms B1/B2 should not imply that the 8-bit timeslots must be located in the first/second IOM-2 timeslots, it's simply a placeholder for the 8-bit timeslot position selected in the registers BCH_TSDP_BC1/2. CS2-0 ... Channel Select for D-Channel Timeslot access This register is used to select one of eight IOM channels. If enabled (EN_D=1), the B-channel controller is connected to the 2-bit D-channel timeslot of that IOM channel. Note: The reset value is determined by the channel select pins CH2-0 which are directly mapped to CS2-0. 4.4.6 DCI_CR - Control Register for D and CI1 Handler (IOM_CR.CI_CS=0) Value after reset: A0H 7 DCI_CR DPS_ CI1 EN_ CI1 D_ D_ D_ EN_D EN_B2 EN_B1 CS2-0 0 RD/WR (53) Read and write access to this register is only possible if IOM_CR.CI_CS = 0. DPS_CI1 ... Data Port Selection CI1 Handler Data 0: The CI1 handler data is output on DD and input from DU 1: The CI1 handler data is output on DU and input from DD Data Sheet 199 2003-01-30 ISAC-SX PEB 3086 Detailed Register Description EN_CI1 ... Enable CI1 Handler Data 0: CI1 handler data access is disabled 1: CI1 handler data access is enabled Note: The timeslot for the C/I1 handler cannot be programmed but is fixed to IOM channel 1. D_EN_D ... Enable D-timeslot for D-channel controller D_EN_B2 ... Enable B2-timeslot for D-channel controller D_EN_B1 ... Enable B1-timeslot for D-channel controller These bits are used to select the timeslot length for the D-channel HDLC controller access as it is capable to access not only the D-channel timeslot. The host can individually enable two 8-bit timeslots B1- and B2-channel (D_EN_B1, D_EN_B2) and one 2-bit timeslot D-channel (D_EN_D) on IOM-2. The position is selected via CS2-0. 0: D-channel controller does not access timeslot data B1, B2 or D, respectively 1: D-channel controller does access timeslot data B1, B2 or D, respectively CS2-0 ... Channel Select for D-channel controller This register is used to select one of eight IOM channels. If enabled, the D-channel data is connected to the corresponding timeslots of that IOM channel. Note: The reset value is determined by the channel select pins CH2-0 which are directly mapped to CS2-0. It should be noted that writing DCI_CR.CS2-0 will also write to DCIC_CR.CS2-0 and therefore modify the channel selection for the data of the C/I0 handler. 4.4.6.1 DCIC_CR - Control Register for CI0 Handler (IOM_CR.CI_CS=1) 7 0 0 0 0 0 0 CS2-0 RD/WR (13) Value after reset: 00H DCIC_CR Write access to this register is possible if IOM_CR.CI_CS = 0 or IOM_CR.CI_CS = 1. Read access to this register is possible only if IOM_CR.CI_CS = 1. CS2-0 ... Channel Select for C/I0 Handler This register is used to select one of eight IOM channels. If enabled, the data of the C/I0 handler is connected to the corresponding C/I0 timeslot of that IOM channel. The reset value is determined by the channel select pins CH2-0 which are mapped to CS2-0. Data Sheet 200 2003-01-30 ISAC-SX PEB 3086 Detailed Register Description 4.4.7 MON_CR - Control Register Monitor Data Value after reset: 40H 7 MON_CR DPS EN_ MON 0 0 0 CS2-0 0 RD/WR (54) For general information please refer to Chapter 3.7.3. DPS ... Data Port Selection 0: The Monitor data is output on DD and input from DU 1: The Monitor data is output on DU and input from DD EN_MON ... Enable Output 0: The Monitor data input and output is disabled 1: The Monitor data input and output is enabled CS2-0 ... MONITOR Channel Selection 000: The MONITOR data is input/output on MON0 (3rd timeslot on IOM-2) 001: The MONITOR data is input/output on MON1 (7th timeslot on IOM-2) 010: The MONITOR data is input/output on MON2 (11th timeslot on IOM-2) : 111: The MONITOR data is input/output on MON7 (31st timeslot on IOM-2) Note: The reset value is determined by the channel select pins CH2-0 which are directly mapped to CS2-0. Data Sheet 201 2003-01-30 ISAC-SX PEB 3086 Detailed Register Description 4.4.8 SDSx_CR - Control Register Serial Data Strobe x Value after reset: 00H 7 SDSx_CR ENS_ ENS_ ENS_ TSS TSS+1 TSS+3 TSS 0 RD/WR (55-56) Register SDS1_CR SDS2_CR Register Address 55H 56H Value after Reset 00H 00H This register is used to select position and length of the strobe signals. The length can be any combination of two 8-bit timeslot (ENS_TSS, ENS_TSS+1) and one 2-bit timeslot (ENS_TSS+3). For general information please refer to Chapter 3.7.2 and Chapter 3.7.2.2. ENS_TSS ... Enable Serial Data Strobe of timeslot TSS ENS_TSS+1 ... Enable Serial Data Strobe of timeslot TSS+1 0: The serial data strobe signal SDSx is inactive during TSS, TSS+1 1: The serial data strobe signal SDSx is active during TSS, TSS+1 ENS_TSS+3 ... Enable Serial Data Strobe of timeslot TSS+3 (D-Channel) 0: The serial data strobe signal SDSx is inactive during the D-channel (bit7, 6) of TSS+3 1: The serial data strobe signal SDSx is active during the D-channel (bit7, 6) of TSS+3 TSS ... Timeslot Selection Selects one of 32 timeslots on the IOM-2 interface (with respect to FSC) during which SDSx is active high or provides a strobed BCL clock output (see SDS_CONF.SDS1/ 2_BCL). The data strobe signal allows standard data devices to access a programmable channel. Data Sheet 202 2003-01-30 ISAC-SX PEB 3086 Detailed Register Description 4.4.9 IOM_CR - Control Register IOM Data Value after reset: 08H 7 IOM_CR SPU DIS_ CI_CS TIC_ AW DIS EN_ BCL CLKM DIS_ OD 0 DIS_ IOM RD/WR (57) SPU ... Software Power Up 0: The DU line is normally used for transmitting data 1: Setting this bit to '1' will pull the DU line to low. This will enforce connected layer 1 devices to deliver IOM-clocking. After a subsequent ISTA.CIC-interrupt (C/I-code change) and reception of the C/I-code "PU" (Power Up indication in TE-mode) the microcontroller writes an AR or TIM command as C/I-code in the CIX0-register, resets the SPU bit and waits for the following CIC-interrupt. For general information please refer to Chapter 3.7.6. DIS_AW ... Disable Asynchronous Awake (NT, LT-S, Int. NT mode only) Setting this bit to "1" disables the Asynchronous Awake function of the transceiver. CI_CS ... C/I Channel Selection The channel selection for D-channel and C/I-channel is done in the channel select bits CH2-0 of register TR_CR (for the transceiver) and DCI_CR (for the D-channel controller and C/I-channel controller). 0: A write access to CS2-0 has effect on the configuration of D- and C/I-channel, whereas a read access delivers the D-channel configuration only. 1: A write access to CS2-0 has effect on the configuration of the C/I-channel only, whereas a read access delivers the C/I-channel configuration only. TIC_DIS ... TIC Bus Disable 0: The last octet of IOM channel 2 (12th timeslot) is used as TIC bus (in a frame timing with 12 timeslots only). 1: The TIC bus is disabled. The last octet of the last IOM time slot (TS 11) can be used as every time slot. Data Sheet 203 2003-01-30 ISAC-SX PEB 3086 Detailed Register Description EN_BCL ... Enable Bit Clock BCL/SCLK 0: The BCL/SCLK clock is disabled 1: The BCL/SCLK clock is enabled. CLKM ... Clock Mode If the transceiver is disabled (DIS_TR = '1') or in NT, LT-S and Int. NT mode the DCL from the IOM-2 interface is an input. 0: A double bit clock is connected to DCL 1: A single bit clock is connected to DCL For general information please refer to Chapter 3.7. DIS_OD ... Disable Open Drain Drivers 0: DU/DD are open drain drivers 1: DU/DD are push pull drivers DIS_IOM ... Disable IOM DIS_IOM should be set to '1' if external devices connected to the IOM interface should be "disconnected" e.g. for power saving purposes or for not disturbing the internal IOM connection between layer 1 and layer 2. However, the ISAC-SX internal operation between S-transceiver, B-channel and D-channel controller is independent of the DIS_IOM bit. 0: The IOM interface is enabled 1: The IOM interface is disabled. The FSC, DCL clock outputs have high impedance; clock inputs are active; DU, DD data line inputs are switched off and outputs have high impedance; except in TE/LT-T mode the DU line is input ('0'-level causes activation), so the DU pin must be terminated (pull up resistor). Data Sheet 204 2003-01-30 ISAC-SX PEB 3086 Detailed Register Description 4.4.10 STI - Synchronous Transfer Interrupt Value after reset: 00H 7 STI STOV STOV STOV STOV 21 20 11 10 STI 21 STI 20 STI 11 0 STI 10 RD (58) For all interrupts in the STI register the following logical states are applied: 0: Interrupt is not activated 1: Interrupt is activated The interrupts are automatically reset by reading the STI register. For general information please refer to Chapter 3.7.1.1. STOVxy ... Synchronous Transfer Overflow Interrupt Enabled STOV interrupts for a certain STIxy interrupt are generated when the STIxy has not been acknowledged in time via the ACKxy bit in the ASTI register. This must be one (for DPS='0') or zero (for DPS='1') BCL clocks before the time slot which is selected for the STOV. STIxy ... Synchronous Transfer Interrupt Depending on the DPS bit in the corresponding TSDPxy register the Synchronous Transfer Interrupt STIxy is generated two (for DPS='0') or one (for DPS='1') BCL clock after the selected time slot (TSDPxy.TSS). Note: ST0Vxy and ACKxy are useful for synchronizing microcontroller accesses and receive/transmit operations. One BCL clock is equivalent to two DCL clock cycles. Data Sheet 205 2003-01-30 ISAC-SX PEB 3086 Detailed Register Description 4.4.11 ASTI - Acknowledge Synchronous Transfer Interrupt Value after reset: 00H 7 ASTI 0 0 0 0 ACK 21 ACK 20 ACK 11 0 ACK 10 WR (58) For general information please refer to Chapter 3.7.1.1. ACKxy ... Acknowledge Synchronous Transfer Interrupt After an STIxy interrupt the microcontroller has to acknowledge the interrupt by setting the corresponding ACKxy bit to "1". 4.4.12 MSTI - Mask Synchronous Transfer Interrupt Value after reset: FFH 7 MSTI STOV STOV STOV STOV 21 20 11 10 STI 21 STI 20 STI 11 0 STI 10 RD/WR (59) For the MSTI register the following logical states are applied: 0: Interrupt is not masked 1: Interrupt is masked For general information please refer to Chapter 3.7.1.1. STOVxy ... Synchronous Transfer Overflow for STIxy Mask bits for the corresponding STOVxy interrupt bits. STIxy ... Synchronous Transfer Interrupt xy Mask bits for the corresponding STIxy interrupt bits. Data Sheet 206 2003-01-30 ISAC-SX PEB 3086 Detailed Register Description 4.4.13 SDS_CONF - Configuration Register for Serial Data Strobes Value after reset: 00H 7 SDS_ CONF 0 0 0 0 0 DIOM_ DIOM_ SDS2_ SDS1_ RD/WR (5A) INV SDS BCL BCL For general information on SDS1/2_BCL please refer to Chapter 3.7.2. DIOM_INV ... DU/DD on IOM Timeslot Inverted 0: DU/DD are active during SDS1 HIGH phase and inactive during the LOW phase. 1: DU/DD are active during SDS1 LOW phase and inactive during the HIGH phase. This bit has only effect if DIOM_SDS is set to '1' otherwise DIOM_INV is don't care. DIOM_SDS ... DU/DD on IOM Controlled via SDS1 0: The pin SDS1 and its configuration settings are used for serial data strobe only. The IOM-2 data lines are not affected. 1: The DU/DD lines are deactivated during the during High/Low phase (selected via DIOM_INV) of the SDS1 signal. The SDS1 timeslot is selected in SDS1_CR. SDSx_BCL ... Enable IOM Bit Clock for SDSx 0: The serial data strobe is generated in the programmed timeslot. 1: The IOM bit clock is generated in the programmed timeslot. 4.4.14 MCDA - Monitoring CDA Bits Value after reset: FFH 7 MCDA MCDA21 Bit7 Bit6 MCDA20 Bit7 Bit6 MCDA11 Bit7 Bit6 0 MCDA10 Bit7 Bit6 RD (5B) MCDAxy ... Monitoring CDAxy Bits Bit 7 and Bit 6 of the CDAxy registers are mapped into the MCDA register. This can be used for monitoring the D-channel bits on DU and DD and the 'Echo bits' on the TIC bus with the same register Data Sheet 207 2003-01-30 ISAC-SX PEB 3086 Detailed Register Description 4.4.15 MOR - MONITOR Receive Channel Value after reset: FFH 7 MOR Monitor Receiver Data 0 RD (5C) Contains the MONITOR data received in the IOM-2 MONITOR channel according to the MONITOR channel protocol. The MONITOR channel (0-7) can be selected by setting the monitor channel select bit MON_CR.MCS. 4.4.16 MOX - MONITOR Transmit Channel Value after reset: FFH 7 MOX Monitor Transmit Data 0 WR (5C) Contains the MONITOR data to be transmitted in IOM-2 MONITOR channel according to the MONITOR channel protocol.The MONITOR channel (0-7) can be selected by setting the monitor channel select bit MON_CR.MCS 4.4.17 MOSR - MONITOR Interrupt Status Register Value after reset: 00H 7 MOSR MDR MER MDA MAB 0 0 0 0 0 RD (5D) MDR ... MONITOR channel Data Received MER ... MONITOR channel End of Reception MDA ... MONITOR channel Data Acknowledged The remote end has acknowledged the MONITOR byte being transmitted. MAB ... MONITOR channel Data Abort Data Sheet 208 2003-01-30 ISAC-SX PEB 3086 Detailed Register Description 4.4.18 MOCR - MONITOR Control Register Value after reset: 00H 7 MOCR MRE MRC MIE MXC 0 0 0 0 0 RD/WR (5E) MRE ... MONITOR Receive Interrupt Enable 0: MONITOR interrupt status MDR generation is masked 1: MONITOR interrupt status MDR generation is enabled MRC ... MR Bit Control Determines the value of the MR bit: 0: MR is always '1'. In addition, the MDR interrupt is blocked, except for the first byte of a packet (if MRE = 1). 1: MR is internally controlled by the ISAC-SX according to MONITOR channel protocol. In addition, the MDR interrupt is enabled for all received bytes according to the MONITOR channel protocol (if MRE = 1). MIE ... MONITOR Interrupt Enable MONITOR interrupt status MER, MDA, MAB generation is enabled (1) or masked (0). MXC ... MX Bit Control Determines the value of the MX bit: 0: The MX bit is always '1'. 1: The MX bit is internally controlled by the ISAC-SX according to MONITOR channel protocol. Data Sheet 209 2003-01-30 ISAC-SX PEB 3086 Detailed Register Description 4.4.19 MSTA - MONITOR Status Register Value after reset: 00H MSTA 0 0 0 0 0 MAC 0 TOUT RD (5F) MAC ... MONITOR Transmit Channel Active The data transmisson in the MONITOR channel is in progress. TOUT ... Time-Out Read-back value of the TOUT bit. 4.4.20 MCONF - MONITOR Configuration Register Value after reset: 00H MCONF 0 0 0 0 0 0 0 TOUT WR (5F) TOUT... Time-Out 0: The monitor time-out function is disabled 1: The monitor time-out function is enabled Data Sheet 210 2003-01-30 ISAC-SX PEB 3086 Detailed Register Description 4.5 4.5.1 Interrupt and General Configuration ISTA - Interrupt Status Register Value after reset: 00H 7 ISTA ICB 0 ST CIC AUX TRAN MOS 0 ICD RD (60) For all interrupts in the ISTA register following logical states are applied: 0: Interrupt is not acitvated 1: Interrupt is acitvated ICB, ICD ... HDLC Interrupt from B-channel or D-channel An interrupt originated from the HDLC controllers of the B-channel or D-channel has been recognized. ST ... Synchronous Transfer This interrupt is generated to enable the microcontroller to lock on to the IOM timing for synchronous transfers. The source can be read from the STI register. CIC ... C/I Channel Change A change in C/I channel 0 or C/I channel 1 has been recognized. The actual value can be read from CIR0 or CIR1. AUX ... Auxiliary Interrupts Signals an interrupt generated from external awake (pin EAW), watchdog timer overflow, timer1, timer2 or from one of the interrupt input pins (INT0, INT1). The source can be read from the auxiliary interrupt register AUXI. TRAN ... Transceiver Interrupt An interrupt originated in the transceiver interrupt status register (ISTATR) has been recognized. MOS ... MONITOR Status A change in the MONITOR Status Register (MOSR) has occured. Note: A read of the ISTA register clears none of the interrupts. They are only cleared by reading the corresponding status register. Data Sheet 211 2003-01-30 ISAC-SX PEB 3086 Detailed Register Description 4.5.2 MASK - Mask Register Value after reset: FFH 7 MASK ICB 1 ST CIC AUX TRAN MOS 0 ICD WR (60) For the MASK register following logical states are applied: 0: Interrupt is enabled 1: Interrupt is disabled Each interrupt source in the ISTA register can selectively be masked/disabled by setting the corresponding bit in MASK to '1'. Masked interrupt status bits are not indicated when ISTA is read. Instead, they remain internally stored and pending, until the mask bit is reset to '0'. Note: In the event of a C/I channel change, CIC is set in ISTA even if the corresponding mask bit in MASK is set, but no interrupt is generated. 4.5.3 AUXI - Auxiliary Interrupt Status Register Value after reset: 00H 7 AUXI 0 0 EAW WOV TIN2 TIN1 INT1 0 INT0 RD (61) For all interrupts in the ISTA register following logical states are applied: 0: Interrupt is not acitvated 1: Interrupt is acitvated EAW ... External Awake Interrupt An interrupt from the EAW pin has been detected. WOV ... Watchdog Timer Overflow Signals the expiration of the watchdog timer, which means that the microcontroller has failed to set the watchdog timer control bits WTC1 and WTC2 (MODE1 register) in the correct manner. A reset pulse has been generated by the ISAC-SX. TIN2, 1 ... Timer Interrupt 1, 2 An interrupt originated from timer 1 or timer 2 is recognized, i.e the timer has expired. Data Sheet 212 2003-01-30 ISAC-SX PEB 3086 Detailed Register Description INT1, 0 ... Auxiliary Interrupt from external devices 1, 0 A low level or a negative state transition (programmable in ACFG2.EL1/0) is detected at pin AUX7 or AUX6, respectively. 4.5.4 AUXM - Auxiliary Mask Register Value after reset: FFH 7 AUXM 1 1 EAW WOV TIN2 TIN1 INT1 0 INT0 WR (61) For the MASK register following logical states are applied: 0: Interrupt is enabled 1: Interrupt is disabled Each interrupt source in the AUXI register can selectively be masked/disabled by setting the corresponding bit in AUXM to '1'. Masked interrupt status bits are not indicated when AUXI is read. Instead, they remain internally stored and pending, until the mask bit is reset to '0'. 4.5.5 MODE1 - Mode1 Register Value after reset: 00H 7 MODE1 0 0 0 WTC1 WTC2 CFS 0 RSS2 RSS1 RD/WR (62) WTC1, 2 ... Watchdog Timer Control 1, 2 After the watchdog timer mode has been selected (RSS = '11') the watchdog timer is started. During every time period of 128 ms the microcontroller has to program the WTC1 and WTC2 bit in the following sequence WTC1 1. 2. 1 0 WTC2 0 1 to reset and restart the watchdog timer. If WTC1/2 is not written fast enough in this way, the timer expires and a WOV-interrupt (AUXI register) together with a reset pulse is generated. Data Sheet 213 2003-01-30 ISAC-SX PEB 3086 Detailed Register Description CFS ... Configuration Select This bit determines clock relations and recovery on S/T and IOM interfaces. 0: The IOM interface clock and frame signals are always active, "Power Down" state included. The states "Power Down" and "Power Up" are thus functionally identical except for the indication: PD = 1111 and PU = 0111. With the C/I command Timing (TIM) the microcontroller can enforce the "Power Up" state and with C/I command Deactivation Indication (DI) the "Power Down" state is reached again. However, it is also possible to activate the S-interface directly with the C/I command Activate Request (AR 8/10/L) without the TIM command. 1: The IOM interface clock and frame signals are normally inactive ("Power Down"). For activating the IOM-2 clocks the "Power Up" state can be induced by software (IOM_CR.SPU) or by resetting CFS again. After that the S-interface can be activated with the C/I command Activate Request (AR 8/10/L). The "Power Down" state can be reached again with the C/I command Deactivation Indication (DI). Note: After reset the IOM interface is always active. To reach the "Power Down" state the CFS-bit has to be set. For general information please refer to Chapter 3.3.9. RSS2, RSS1... Reset Source Selection 2,1 The ISAC-SX reset sources for the RSTO output pin can be selected according to the table below. RSS Bit 1 0 0 1 1 Bit 0 0 1 0 1 C/I Code Change -(reserved) x -x --x EAW -Watchdog Timer -- * If RSS = '00' no above listed reset source is selected and therefore no reset is generated at RSTO. * Watchdog Timer After the selection of the watchdog timer (RSS = '11') the timer is reset and started. During every time period of 128 ms the microcontroller has to program the WTC1 and WTC2 bits in two consecutive bit pattern (see description of the WTC1, 2 bits) Data Sheet 214 2003-01-30 ISAC-SX PEB 3086 Detailed Register Description otherwise the watchdog timer expires and a reset pulse of 125 s t 250 s is generated. Deactivation of the watchdog timer is only possible with a hardware reset. * If RSS = '10' is selected the following two reset sources generate a reset pulse of 125 s t 250 s at the RSTO pin: - External (Subscriber) Awake (EAW) The EAW input pin serves as a request signal from the subscriber to initiate the awake function in a terminal and generates a reset pulse (in TE mode only). - Exchange Awake (C/I Code) A C/I Code change generates a reset pulse. After a reset pulse generated by the ISAC-SX and the corresponding interrupt (WOV or CIC) the actual reset source can be read from the ISTA. 4.5.6 MODE2 - Mode2 Register Value after reset: 00H 7 MODE2 0 0 0 0 INT_ POL 0 0 0 PPSDX RD/WR (63) INT_POL ... Interrupt Polarity Selects the polarity of the interrupt pin INT. 0: low active with open drain characteristic (default) 1: high active with push pull characteristic PPSDX ... Push/Pull Output for SDX (SCI Interface) 0: The SDX pin has open drain characteristic 1: The SDX pin has push/pull characteristic Data Sheet 215 2003-01-30 ISAC-SX PEB 3086 Detailed Register Description 4.5.7 ID - Identification Register Value after reset: 01H 7 ID 0 0 DESIGN 0 RD (64) DESIGN ... Design Number The design number allows to identify different hardware designs of the ISAC-SX by software. 01H: V 1.4 (all other codes reserved) 4.5.8 SRES - Software Reset Register Value after reset: 00H 7 SRES RES_ RES_ CI BCH 0 RES_ RES_ RES_ RES_ RES_ MON DCH IOM TR RSTO WR (64) RES_xx ... Reset Functional Block xx A reset can be activated on the functional block C/I-handler, B-channel, Monitor channel, D-channel, IOM handler, S-transceiver and to pin RSTO. Setting one of these bits to "1" causes the corresponding block to be reset for a duration of 4 BCL clock cycles, except RES_RSTO which is activated for a duration of 125 ... 250 s. The bits are automatically reset to "0" again. Data Sheet 216 2003-01-30 ISAC-SX PEB 3086 Detailed Register Description 4.5.9 TIMR2 - Timer 2 Register Value after reset: 00H 7 TIMR2 TMD 0 CNT 0 RD/WR (65) TMD ... Timer Mode Timer 2 can be used in two different modes of operation. 0:Count Down Timer. An interrupt is generated only once after a time period of 1 ... 63 ms. 1:Periodic Timer. An interrupt is periodically generated every 1 ... 63 ms (see CNT). CNT ... Timer Counter 0:Timer off. 1 ... 63:Timer period = 1 ... 63 ms By writing '0' to CNT the timer is immediately stopped. A value different from that determines the time period after which an interrupt will be generated. If the timer is already started with a certain CNT value and is written again before an interrupt has been released, the timer will be reset to the new value and restarted again. An interrupt is indicated to the host in AUXI.TIN2. Note: Reading back this value delivers back the current counter value which may differ from the programmed value if the counter is running. Data Sheet 217 2003-01-30 ISAC-SX PEB 3086 Detailed Register Description 4.6 4.6.1 B-Channel Registers ISTAB - Interrupt Status Register B-Channel Value after reset: 10H 7 ISTAB RME RPF RFO XPR 0 XDU 0 0 0 RD (70) For general information please refer to Chapter 3.8.7. RME ... Receive Message End One complete frame of length less than or equal to the defined block size (EXMB.RFBS) or the last part of a frame of length greater than the defined block size has been received. The contents are available in the RFIFOB. The message length and additional information may be obtained from RBCHB and RBCLB and the RSTAB register. RPF ... Receive Pool Full A data block of a frame longer than the defined block size (EXMB.RFBS) has been received and is available in the RFIFOB. The frame is not yet complete. RFO ... Receive Frame Overflow The received data of a frame could not be stored, because the RFIFOB is occupied. The whole message is lost. This interrupt can be used for statistical purposes and indicates that the microcontroller does not respond quickly enough to an RPF or RME interrupt (ISTAB). XPR ... Transmit Pool Ready A data block of up to the block size 32 bytes can be written to the XFIFOB. An XPR interrupt will be generated in the following cases: * after an XTF or XME command as soon as the 32 bytes in the XFIFOB are available and the frame is not yet complete * after an XTF together with an XME command is issued, when the whole frame has been transmitted * after a reset of the transmitter (XRES) * after a device reset Data Sheet 218 2003-01-30 ISAC-SX PEB 3086 Detailed Register Description XDU ... Transmit Data Underrun The current transmission of a frame is aborted by transmitting seven '1's because the XFIFOB holds no further data. This interrupt occurs whenever the microcontroller has failed to respond to an XPR interrupt (ISTAB register) quickly enough, after having initiated a transmission and the message to be transmitted is not yet complete. 4.6.2 MASKB - Mask Register B-Channel Value after reset: FFH 7 MASKB RME RPF RFO XPR 1 XDU 1 0 1 WR (70) Each interrupt source in the ISTAB register can selectively be masked by setting the corresponding bit in MASKB to '1'. Masked interrupt status bits are not indicated when ISTAB is read. Instead, they remain internally stored and pending until the mask bit is reset to '0'. For general information please refer to Chapter 3.8.7. 4.6.3 STARB - Status Register B-Channel Value after reset: 40H 7 STARB XDOV XFW 0 0 RACI 0 XACI 0 0 RD (71) XDOV ... Transmit Data Overflow More than 32 bytes have been written to the XFIFOB, i.e. data has been overwritten. XFW ... Transmit FIFO Write Enable Data can be written to the XFIFOB. This bit may be polled instead of (or in addition to) using the XPR interrupt. RACI ... Receiver Active Indication The B-channel HDLC receiver is active when RACI = '1'. This bit may be polled. The RACI bit is set active after a begin flag has been received and is reset after receiving an abort sequence. Data Sheet 219 2003-01-30 ISAC-SX PEB 3086 Detailed Register Description XACI ... Transmitter Active Indication The B-channel HDLC-transmitter is active when XACI = '1'. This bit may be polled. The XACI-bit is active when an XTF-command is issued and the frame has not been completely transmitted 4.6.4 CMDRB - Command Register B-channel Value after reset: 00H 7 CMDRB RMC RRES 0 0 XTF 0 XME 0 XRES WR (71) RMC ... Receive Message Complete Reaction to RPF (Receive Pool Full) or RME (Receive Message End) interrupt. By setting this bit, the microcontroller confirms that it has fetched the data, and indicates that the corresponding space in the RFIFOB may be released. RRES ... Receiver Reset HDLC receiver is reset, the RFIFOB is cleared of any data. XTF ... Transmit Transparent Frame After having written up to 32 bytes to the XFIFOB, the microcontroller initiates the transmission of a transparent frame by setting this bit to '1'. The opening flag is automatically added to the message by the ISAC-SX. XME ... Transmit Message End By setting this bit to '1' the microcontroller indicates that the data block written last to the XFIFOB completes the corresponding frame. The ISAC-SX terminates the transmission by appending the CRC and the closing flag sequence to the data. XRES ... Transmitter Reset The B-channel HDLC transmitter is reset and the XFIFOB is cleared of any data. This command can be used by the microcontroller to abort a frame currently in transmission. Note: After an XPR interrupt further data has to be written to the XFIFOB and the appropriate Transmit Command (XTF) has to be written to the CMDRB register again to continue transmission, when the current frame is not yet complete (see also XPR in ISTAB). During frame transmission, the 0-bit insertion according to the HDLC bit-stuffing mechanism is done automatically. Data Sheet 220 2003-01-30 ISAC-SX PEB 3086 Detailed Register Description 4.6.5 MODEB - Mode Register Value after reset: C0H 7 MODEB MDS2 MDS1 MDS0 0 RAC 0 0 0 0 RD/WR (72) MDS2-0 ... Mode Select Determines the message transfer mode of the HDLC controller, as follows: MDS2-0 Mode Number Address Comparison of 1.Byte 2.Byte Address Bytes Remark 0 0 0 0 1 0 0 1 1 0 0 Reserved 1 Reserved 0 Non-Auto mode 1 Non-Auto mode 0 Extended transparent mode 0 Transparent - mode 0 1 Transparent > 1 mode 1 1 Transparent > 1 mode 2 - - No address compare. All frames accepted. High-byte address compare. 1 2 RAL1,RAL2 - One-byte address compare. RAH1,RAH2, RAL1,RAL2, Two-byte address Group Address Group Address compare. 1 1 1 1 1 0 RAH1,RAH2, - Group Address - RAL1,RAL2, Low-byte address Group Address compare. Note: - RAH1, RAH2: two programmable address values for the first received address byte (in the case of an address field longer than 1 byte); Group Address= fixed value FC / FEH. - RAL1, RAL2: two programmable address values for the second (or the only, in the case of a one-byte address) received address byte; Group Address= fixed value FFH. Data Sheet 221 2003-01-30 ISAC-SX PEB 3086 Detailed Register Description RAC ... Receiver Active The B-channel HDLC receiver is activated when this bit is set to '1'. If set to '0' the HDLC data is not evaluated in the receiver. 4.6.6 EXMB - Extended Mode Register B-Channel Value after reset: C0H 7 EXMB 1 1 RFBS SRA XCRC RCRC 0 0 ITF RD/WR (73) RFBS ... Receive FIFO Block Size 0 ... Block size is 16 byte 1 ... Block size is 8 byte Note: A change of RFBS will take effect after a transmitter command (CMDRB.RMC, CMDRB.RRES,) has been written The transmit FIFO block size is fixed to 32 byte and cannot be configured. SRA ... Store Receive Address 0 ... Receive Address is not stored in the RFIFOB 1 ... Receive Address is stored in the RFIFOB XCRC ... Transmit CRC 0 ... CRC is transmitted 1 ... CRC is not transmitted RCRC... Receive CRC 0 ... CRC is not stored in the RFIFOB 1 ... CRC is stored in the RFIFOB ITF... Interframe Time Fill Selects the inter-frame time fill signal which is transmitted between HDLC-frames. 0 ... idle (continuous '1') 1 ... flags (sequence of patterns: `0111 1110') Data Sheet 222 2003-01-30 ISAC-SX PEB 3086 Detailed Register Description 4.6.7 RAH1 - RAH1 Register Value after reset: 00H 7 RAH1 RAH1 0 0 MHA WR (75) RAH1 ... Value of the first individual programmable high address byte In operating modes that provide high byte address recognition, the high byte of the received address is compared with the individual programmable values in RAH1, RAH2 or group address FCH/FEH. MHA ... Mask High Address 0: The RAH1 address of an incoming frame is compared with RAH1, RAH2 and Group Address. 1: The RAH1 address of an incoming frame is compared with RAH1 and Group Address. RAH1 can be masked with RAH2 thereby bitpositions of RAH1 are not compared if they are set to '1' in RAH2. 4.6.8 RAH2 - RAH2 Register Value after reset: 00H 7 RAH2 RAH2 0 0 MLA WR (76) RAH2 ... Value of the second individual programmable high address byte See RAH1 register above. RAH1 and RAH2 are used in non-auto mode when a 2-byte address field has been selected and in the transparent mode 1. MLA ... Mask Low Address 0: The address of an incoming frame is compared with RAL1, RAL2 and Group Address. 1: The address of an incoming frame is compared with RAL1 and Group Address. RAL1 can be masked with RAL2 thereby bitpositions of RAL1 are not compared if they are set to '1' in RAL2. Data Sheet 223 2003-01-30 ISAC-SX PEB 3086 Detailed Register Description 4.6.9 RBCLB - Receive Frame Byte Count Low B-Channel Value after reset: 00H 7 RBCLB RBC7 0 RBC0 RD (76) RBC7-0 ... Receive Byte Count Eight least significant bits of the total number of bytes in a received message (see RBCHB register). 4.6.10 RBCHB - Receive Frame Byte Count High B-Channel Value after reset: 00H. 7 RBCHB 0 0 0 OV RBC11 0 RBC8 RD (77) OV ... Overflow A '1' in this bit position indicates a message longer than (212 - 1) = 4095 bytes . RBC8-11 ... Receive Byte Count Four most significant bits of the total number of bytes in a received message (see RBCLB register). Note: Normally RBCHB and RBCLB should be read by the microcontroller after an RMEinterrupt in order to determine the number of bytes to be read from the RFIFOB, and the total message length. The contents of the registers are valid only after an RME or RPF interrupt, and remain so until the frame is acknowledged via the RMC bit or RRES. Data Sheet 224 2003-01-30 ISAC-SX PEB 3086 Detailed Register Description 4.6.11 RAL1 - RAL1 Register 1 Value after reset: 00H 7 RAL1 RAL1 0 WR (77) RAL1 ... Receive Address Byte Low Register 1 The general function (READ/WRITE) and the meaning or contents of this register depends on the selected operating mode: - Non-auto mode (16-bit address): RAL1 can be programmed with the value of the first individual low address byte. - Non-auto mode (8-bit address): According to X.25 LAPB protocol, the address in RAL1 is recognized as COMMAND address. 4.6.12 RAL2 - RAL2 Register Value after reset: 00H 7 RAL2 RAL2 0 WR (78) RAL2 ... Receive Address Byte Low Register 2 Value of the second individual programmable low address byte. If a one byte address field is selected, RAL2 is recognized as RESPONSE according to X.25 LAPB protocol. Data Sheet 225 2003-01-30 ISAC-SX PEB 3086 Detailed Register Description 4.6.13 RSTAB - Receive Status Register B-Channel Value after reset: 0EH 7 RSTAB VFR RDO CRC RAB HA1 HA0 C/R 0 LA RD (78) VFR... Valid Frame Determines whether a valid frame has been received. The frame is valid (1) or invalid (0). A frame is invalid when there is not a multiple of 8 bits between flag and frame end (flag, abort). RDO ... Receive Data Overflow If RDO=1, at least one byte of the frame has been lost, because it could not be stored in RFIFOB. As opposed to ISTAB.RFO an RDO indicates that the beginning of a frame has been received but not all bytes could be stored as the RFIFOB was temporarily full. CRC ... CRC Check The CRC is correct (1) or incorrect (0). RAB ... Receive Message Aborted The receive message was aborted by the remote station (1), i.e. a sequence of seven 1's was detected before a closing flag. HA1, HA0 ... High Byte Address Compare; significant only in non automode 16 and in transparent mode 1 In operating modes which provide high byte address recognition, the ISAC-SX compares the high byte of a 2-bytes address with the contents of two individual programmable registers (RAH1, RAH2) and the fixed values FEH and FCH (group address). Depending on the result of this comparison, the following bit combinations are possible: 10 ... RAH1 has been recognized 00 ... RAH2 has been recognized 01 ... group address has been recognized C/R ... Command/Response The C/R bit contains the C/R bit of the received frame (Bit1 in the SAPI address, LAPD) Data Sheet 226 2003-01-30 ISAC-SX PEB 3086 Detailed Register Description LA ... Low Byte Address Compare; significant only in non automodes 8 and 16 and in transparent mode 2 The low byte address of a 2-byte address field, or the single address byte of a 1-byte address field is compared with two programmable registers (RAL1, RAL2) and with the group address (fixed value FFH) 0 ... Group address has been recognized 1 ... RAL1 or RAL2 has been recognized Note: RSTAB corresponds to the last received HDLC frame; it is duplicated into RFIFOB for every frame (last byte of frame). If several frames are contained in the RFIFOB the corresponding status information for each frame should be evaluated from the FIFO contents (last byte) as RSTAB only refers to last frame in the FIFO. 4.6.14 TMB -Test Mode Register B-Channel Value after reset: 00H 7 TMB 0 0 0 0 0 0 0 0 TLP RD/WR (79) TLP ... Test Loop The TX path of layer-2 is internally connected with the RX path of layer-2. Data coming from the layer 1 controller will not be forwarded to the layer 2 controller. Data Sheet 227 2003-01-30 ISAC-SX PEB 3086 Detailed Register Description 4.6.15 7 RFIFOB RFIFOB - Receive FIFO B-Channel 0 Receive data RD (7A) A read access to this register gives access to the "current" FIFO location selected by an internal pointer which is automatically incremented after each read access. The RFIFOB contains up to 128 bytes of received data. After an ISTAB.RPF interrupt, a complete data block is available. The block size can be 8 or 16 bytes depending on the EXMB.RFBS setting. After an ISTAB.RME interrupt, the number of received bytes can be obtained by reading the RBCLB register. 4.6.16 7 XFIFOB XFIFOB - Transmit FIFO B-Channel 0 Transmit data WR (7A) A write access to this register gives access to the "current" FIFO location selected by an internal pointer which is automatically incremented after each write access. The total XFIFO size is 128 byte and data blocks with up to 32 bytes of transmit data can be written to the XFIFOB following an ISTAB.XPR interrupt. Data Sheet 228 2003-01-30 ISAC-SX PEB 3086 Electrical Characteristics 5 5.1 Parameter Electrical Characteristics Absolute Maximum Ratings Symbol min. Limit Values max. +70 150 5.25 5.5 C C V V 0 - 55 - 0.3 Unit Ambient temperature under bias Storage temperature Input/output voltage on any pin with respect to ground Maximum voltage on any pin with respect to ground TA TSTG VS Vmax Note: Stresses above those listed here may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Maximum ratings are absolute ratings; exceeding only one of these values may cause irreversible damage to the integrated circuit. The supply voltage must show a monotonic rise. Data Sheet 229 2003-01-30 ISAC-SX PEB 3086 Electrical Characteristics 5.2 DC Characteristics VDD/VSS = 3.3 V 5%; TA = 0 to 70 C Parameter H-input level (except pin SR1/2) L-input level (except pin SR1/2) H-output level (except pin XTAL2, SX1/ 2) L-output level (except pin XTAL2, SX1/ 2) Symbol Limit Values min. typ. max. 5.5 0.8 V V V 2.0 - 0.3 2.4 Unit Test Condition VIH VIL VOH IOH = - 4.5 mA (AD0-7) IOH = - 400 mA (all others) VOL 0.45 V IOL = 6 mA (DU, DD, C768) IOL = 4.5 mA (ACL, AUX7, AUX6, AD0-7) IOL = 2 mA (all others) Input leakage current Output leakage current (all pins except SX1/2,SR1/2,XTAL1/2, AUX7/6) Input leakage current Output leakage current (AUX7/6) ILI ILO 1 1 mA mA 0V< VIN 50 50 200 200 mA mA 0V< VIN IPD1 IPD2 IOP1 IOP2 300 3 30 30 25 mA mA mA mA mA DCL= 1536 kHz DCL= 4096 kHz DCL= 1536 kHz - B1= 00H, B2= FFH, D= 0 IOP3 Data Sheet 230 2003-01-30 ISAC-SX PEB 3086 Electrical Characteristics 5.3 Capacitances TA = 25 C, VDD = 3.3 V 5% VSSA = 0 V, VSS = 0 V, fc = 1 MHz, unmeasured pins grounded. Parameter Input Capacitance I/O Capacitance Output Capacitance against VSS Symbol CIN CI/O COUT Limit Values Unit min. max. 7 7 10 pF pF pF All pins except SX1,2 and XTAL1,2 pins SX1,2 Remarks Data Sheet 231 2003-01-30 ISAC-SX PEB 3086 Electrical Characteristics 5.4 Oscillator Specification Recommended Oscillator Circuits 33 pF CL 7.68 MHz 33 pF CL Crystal Oscillator Mode 41 XTAL1 External Oscillator Signal 41 XTAL1 42 XTAL2 N.C. 42 XTAL2 Driving from External Source ITS09659 Figure 82 Parameter Frequency Oscillator Circuits Symbol f CL Limit Values 7.680 max. 100 max. 40 fundamental Unit MHz ppm pF Frequency calibration tolerance Load capacitance Oscillator mode Note: It is important to note that the load capacitance depends on the recommendation of the crystal specification. Typical values are 22 ... 33 pF. XTAL1 Clock Characteristics (external oscillator input) Parameter min. Duty cycle 1:2 Limit Values max. 2:1 Data Sheet 232 2003-01-30 ISAC-SX PEB 3086 Electrical Characteristics 5.5 AC Characteristics TA = 0 to 70 C, VDD = 3.3 V 5 % Inputs are driven to 2.4 V for a logical "1" and to 0.45 V for a logical "0". Timing measurements are made at 2.0 V for a logical "1" and 0.8 V for a logical "0". The AC testing input/output waveforms are shown in figure 83. 2.4 2.0 Test Points 0.8 0.45 0.8 2.0 Device Under Test C Load = 100 pF ITS09660 Figure 83 Input/Output Waveform for AC Tests Data Sheet 233 2003-01-30 ISAC-SX PEB 3086 Electrical Characteristics 5.6 IOM-2 Interface Timing Data is transmitted with the rising edge of DCL and sampled with its falling edge. Below figure shows double clock mode timing (the length of a timeslot is 2 DCL cycles), however, the timing parameters are valid both in single and double clock mode. For the direction of DU,DD (input or output) please refer to Chapter 3.4. Figure 84 IOM-2 Timing (TE mode) Data Sheet 234 2003-01-30 ISAC-SX PEB 3086 Electrical Characteristics DCL (I) t FSW FSC (I) t FSS t FSH t FSS t FSH t IIH t IIS DU/DD (I) t IOD DU/DD (O) t SDD SDS (O) ITT09680 Bit 0 Bit 0 Figure 85 Parameter IOM-2 Timing (LT-S, LT-T, NT mode) Symbol tIOD tIIS tIIH tFSD tSDD tBCD tFSS tFSH tFSW 20 30 40 4 3 -135 15 50 30 Limit Values min. max. 60 ns ns ns ns ns ns ns ns ns Unit IOM output data delay IOM input data setup IOM input data hold FSC strobe delay Strobe signal delay BCL / FSC delay Frame sync setup Frame sync hold Frame sync width Note: Min. value in synchronous state, max. value in non-synchronous state. This results in a phase shift of FSC when the S-Bus gets activated, this is the FSC signal is shifted by 135 ns. This applies only to TE mode. Data Sheet 235 2003-01-30 ISAC-SX PEB 3086 Electrical Characteristics DCL Clock Output Characteristics 2.3 V Figure 86 Symbol Definition of Clock Period and Width Limit Values min. typ. 651 325 325 max. 717 391 391 ns ns ns osc 100 ppm osc 100 ppm osc 100 ppm 585 260 260 Unit Test Condition tP tWH tWL DCL Clock Input Characteristics Parameter min. Duty cycle 40 Limit Values max. 60 % Unit Data Sheet 236 2003-01-30 ISAC-SX PEB 3086 Electrical Characteristics 5.7 5.7.1 Microcontroller Interface Timing Serial Control Interface (SCI) Timing t1 t4 CS t2 t3 t5 SCL t6 SDR t8 SDX t7 t9 Figure 87 SCI Interface Parameter SCI Interface SCL cycle time SCL high time SCL low time CS setup time CS hold time SDR setup time SDR hold time SDX data out delay CS high to SDX tristate Symbol t1 t2 t3 t4 t5 t6 t7 t8 t9 Limit values min. 200 100 100 2 10 10 6 30 40 max. Unit ns ns ns ns ns ns ns ns ns Data Sheet 237 2003-01-30 ISAC-SX PEB 3086 Electrical Characteristics 5.7.2 Parallel Microcontroller Interface Timing Siemens/Intel Bus Mode The data read and write timing is the same for multiplexed and non multiplexed bus operation (Figure 88 and Figure 89). Figure 90 shows the corresponding address timing in multiplexed mode and Figure 91 in non multiplexed mode. Figure 88 Microprocessor Read Cycle Figure 89 Microprocessor Write Cycle Data Sheet 238 2003-01-30 ISAC-SX PEB 3086 Electrical Characteristics Figure 90 Multiplexed Address Timing WR x CS or RD X CS t AS A0-A7 Address ITT09661 t AH Figure 91 Non-Multiplexed Address Timing Motorola Bus Mode The Motorola Bus is non multiplexed. The data timing is shown in Figure 92 (read) and Figure 93 (write). The corresponding address timing (for both read and write) is shown in Figure 94. Data Sheet 239 2003-01-30 ISAC-SX PEB 3086 Electrical Characteristics D0-7 Figure 92 Microprocessor Read Timing R/W t DSD t WW CS x DS t WD t DW D0-7 D0 - D7 t RWD t WI Data ITT09679 Figure 93 Microprocessor Write Cycle Data Sheet 240 2003-01-30 ISAC-SX PEB 3086 Electrical Characteristics CS x DS t AS A0-7 AD0 - AD7 ITT09662 t AH Figure 94 Non-Multiplexed Address Timing Microprocessor Interface Timing Parameter ALE pulse width Address setup time to ALE Address hold time from ALE Address latch setup time to WR, RD Address setup time Address hold time ALE guard time DS delay after R/W setup RD pulse width Data output delay from RD Data float from RD RD control interval W pulse width Data setup time to W x CS Data hold time W x CS W control interval R/W hold from CS x DS inactive Symbol tAA tAL tLA tALS tAS tAH tAD tDSD tRR tRD tDF tRI tWW tDW tWD tWI tRWD 70 10 10 2 70 2 Limit Values min. 20 5 3 10 10 3 15 3 100 80 25 max. ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns ns Unit Data Sheet 241 2003-01-30 ISAC-SX PEB 3086 Electrical Characteristics 5.8 Multiframe Synchronisation Timing FSC DCL FSC detected XTAL 20 XTAL SX1 / SX2 MBIT Counter reset FBIT (40xXTAL) The sample time of the MBIT input is related to the rising edge of FSC at the beginning of an S0 frame -- min: 20 * 1 / xtal -- max: 20 * 1 / xtal + 1 / xtal + 1 / dcl 21150_32 Figure 95 Sampling Time in LT-S/NT Mode (M-Bit Input) Data Sheet 242 2003-01-30 ISAC-SX PEB 3086 Electrical Characteristics 5.9 Parameter Reset Symbol tRES Limit Values min. 4 2 x DCL clock cycles Unit ms Test Conditions Power On/Power Down to Power Up (Standby) During Power Up (Standby) Length of active low state t RES RES 21150_26 Figure 96 Reset Signal RES Data Sheet 243 2003-01-30 ISAC-SX PEB 3086 Electrical Characteristics 5.10 Parameter S-Transceiver Symbol Limit Values min. typ. max. 1.17 V RL = Unit Test Condition VDD= 3.3 V 5%; VSS= 0 V; TA = 0 to 70 C Absolute value of output VX pulse amplitude | VSX2 - VSX1 | Transmitter output current Transmitter output impedance (SX1,2) IX ZX 10 0 Receiver Input impedance (SR1,2) ZR 30 26 mA kW RL = 5.6 W Inactive or during binary one; during binary zero RL = 50 W VDD = 3.3 V W kW Data Sheet 244 2003-01-30 ISAC-SX PEB 3086 Electrical Characteristics 5.11 Parameter Recommended Transformer Specification Symbol Limit Values min. typ. 1:1 L 25 20 mH mH 8 6 80 H H pF no DC current, 10 kHz 2.5 mA DC current, 10 kHz NT/LT-S mode, 10 kHz TE/LT-T mode, 10 kHz 1 kHz max. Unit Test Condition Transformer ratio Main inductance Leakage inductance LL Capacitance between C primary and secondary side Copper resistance R 1.7 2.0 2.3 W Note: In TE/LT-T mode, at the pulse shape measurement with a load of 400 W (e.g. K 1403 approval test "Pulse shape") overshots might occur with a leakage inductance greater than 6 mH. Data Sheet 245 2003-01-30 ISAC-SX PEB 3086 Electrical Characteristics 5.12 Line Overload Protection The maximum input current for the S-transceiver lines (under overvoltage conditions) is given as a function of the width of a rectangular input current pulse. The desctruction limits are shown in Figure 97. i [A] 3 2 1.5 1 0.80 0.65 0.52 0.40 t 10 -8 10 -7 10 -6 10 -5 10 -4 10 -3 10 -2 [s] 21150_35 Figure 97 Maximum Line Input Current Data Sheet 246 2003-01-30 ISAC-SX PEB 3086 Electrical Characteristics 5.13 EMC / ESD Aspects To improve performance with respect to EMC and ESD requirements it is recommended to provide additional capacitors in the middle tap of the transformers (see Figure 98 below). The values for C1 and C2 should be in the range 1 ... 10 nF. They can be located either on the chip side of the transformer (option 1) or on the S bus side (option 2), but not on both sides. This improves EMC immunity acording to EN55024 which is mandatory since 2001-0701. Note: The figure does not show any other components required for protection circuit in receive and transmit direction as this is not affected by including C1 and C2. Test Setup Transmitter (NT) Ck1 C1 C1 Cp1 Cp2 SR1 AC SR2 C1 and C2 are also possible at this position (option 2) Ck2 Ck3 C1, C2 required to supress common mode signals (option 1) SX1 C2 C2 AC SX2 AC Ck4 Cp3 Couple Capacity: Ck1 Ck2 Ck3 Ck4 Parasitic Capacity: Cp1 Cp2 Cp3 Cp4 Cp4 21150_34 Test Generator 0.15MHz - 80MHz carrier with 1 kHz, 80% amplitude modulated signal Transmitter (TE) Figure 98 Transformer Circuitry Data Sheet 247 2003-01-30 ISAC-SX PEB 3086 Package Outlines 6 Package Outlines P-MQFP-64-1 (Plastic Metric Quad Flat Package) GPM05220 You can find all of the current packages, types of packing, and others on the Infineon Internet Page "Products": http://www.infineon.com/products. SMD = Surface Mounted Device Data Sheet 248 Dimensions in mm 2003-01-30 ISAC-SX PEB 3086 Package Outlines P-TQFP-64-1 (Plastic Thin Quad Flat Package) GPM05613 You can find all of the current packages, types of packing, and others on the Infineon Internet Page "Products": http://www.infineon.com/products. SMD = Surface Mounted Device Data Sheet 249 Dimensions in mm 2003-01-30 ISAC-SX PEB 3086 Appendix 7 Appendix D-channel HDLC, C/I-channel Handler Name RFIFOD XFIFOD ISTAD MASKD STARD CMDRD 7 6 5 4 3 2 1 0 ADDR R/WRES 00H1FH 00H1FH R W R 10H W FFH R 40H W 00H R/W C0H R/W 00H R/W 00H W FCH W FCH R 00H R 00H W FFH W FFH R 0FH R/W 00H D-Channel Receive FIFO D-Channel Transmit FIFO RME RME RPF RPF RFO RFO 0 0 XPR XPR 0 STI 0 XMR XMR RACI XTF RAC XDU XDU 0 0 0 1 XACI 0 1 0 20H 20H 21H 21H 22H 23H 24H XDOV XFW RMC RRES XME XRES MODED MDS2 MDS1 MDS0 EXMD1 TIMR1 SAP1 SAP2 RBCLD RBCHD TEI1 TEI2 RSTAD TMD VFR 0 RDO 0 CRC 0 RBC7 0 0 0 XFBS RFBS CNT DIM2 DIM1 DIM0 0 ITF SRA XCRC RCRC VALUE SAPI1 SAPI2 0 0 MHA MLA RBC0 25H 26H 26H 27H 27H 28H 28H 29H 2A-2DH OV RBC11 TEI1 TEI2 RAB 0 SA1 0 SA0 0 C/R 0 RBC8 EA1 EA2 TA TLP reserved CIR0 CIX0 Data Sheet CODR0 CODX0 CIC0 CIC1 S/G BAS 2EH R F3H W FEH TBA2 TBA1 TBA0 250 BAC 2EH 2003-01-30 ISAC-SX PEB 3086 Appendix CIR1 CIX1 CODR1 CODX1 CICW CI1E CICW CI1E 2FH 2FH R W FEH FEH Transceiver, Auxiliary Interface NAME TR_ CONF0 TR_ CONF1 TR_ CONF2 TR_STA TR_CMD SQRR1 SQXR1 7 DIS_ TR 0 DIS_ TX 6 BUS 5 EN_ ICV 4 0 0 RLP ICV 3 L1SW 0 0 0 2 0 x 0 FSYN PD 1 EXLP x SGP 0 LP_A 0 LDD x SGD LD 0 ADDR R/WRES 30H 31H 32H 33H 34H 35H 35H 36H 36H 37H 37H 38H 39H R/W 01H R/W R/W 80H R 00H R/W 08H R 40H W 4FH R 00H W 00H R 00H W 00H R 00H R/W FFH RPLL_ EN_ ADJ SFSC PDS 0 0 RINF XINF MSYN MFEN 0 MFEN DPRIO TDDIS 0 0 0 0 SQR11SQR12SQR13SQR14 SQX11 SQX12SQX13 SQX14 SQRR2 SQR21SQR22SQR23SQR24SQR31SQR32SQR33SQR34 SQXR2 SQX21SQX22SQX23SQX24SQX31 SQX32SQX33 SQX34 SQRR3 SQR41SQR42SQR43SQR44SQR51SQR52SQR53SQR54 SQXR3 SQX41SQX42SQX43SQX44SQX51 SQX52SQX53 SQX54 ISTATR MASKTR TR_ MODE 0 1 0 x 1 0 x 1 0 x 1 0 LD LD RIC RIC SQC SQC SQW SQW DCH_ MODE MODE MODE INH 2 1 0 3AH R/W 00H 3BH reserved ACFG1 OD7 OD6 OD5 OD4 OD3 OD2 LED OD1 EL1 OD0 EL0 3CH R/W 00H 3DH R/W 00H 2003-01-30 ACFG2 A7SEL A5SEL FBS A4SEL ACL Data Sheet 251 ISAC-SX PEB 3086 Appendix Transceiver, Auxiliary Interface NAME AOE ARX ATX 7 OE7 AR7 AT7 6 OE6 AR6 AT6 5 OE5 AR5 AT5 4 OE4 AR4 AT4 3 OE3 AR3 AT3 2 OE2 AR2 AT2 1 OE1 AR1 AT1 0 OE0 AR0 AT0 ADDR R/WRES 3EH R/W FFH 3FH 3FH R W 00H IOM Handler (Timeslot , Data Port Selection, CDA Data and CDA Control Register) Name CDA10 CDA11 CDA20 CDA21 CDA_ DPS TSDP10 CDA_ DPS TSDP11 CDA_ DPS TSDP20 CDA_ DPS TSDP21 BCH_ TSDP_ BC1 BCH_ TSDP_ BC2 DPS 7 6 5 4 3 2 1 0 ADDR R/WRES 40H 41H 42H 43H 44H 45H 46H 47H 48H R/W FFH R/W FFH R/W FFH R/W FFH R/W 00H R/W 01H R/W 80H R/W 81H R/W 80H Controller Data Access Register (CH10) Controller Data Access Register (CH11) Controller Data Access Register (CH20) Controller Data Access Register (CH21) 0 0 0 0 0 0 0 0 0 0 TSS TSS TSS TSS TSS DPS 0 0 TSS 49H R/W 81H reserved reserved Data Sheet 252 4AH 4BH 2003-01-30 ISAC-SX PEB 3086 Appendix TR_ TSDP_ BC1 TR_ TSDP_ BC2 CDA1_ CR CDA2_ CR DPS 0 0 TSS 4CH R/W DPS 0 0 TSS 4DH R/W 0 0 0 0 EN_ EN_I1 EN_I0 EN_O1EN_O0 SWAP TBM EN_ EN_I1 EN_I0 EN_O1EN_O0 SWAP TBM 4EH R/W 00H 4FH R/W 00H IOM Handler (Control Registers, Synchronous Transfer Interrupt Control), MONITOR Handler Name TR_CR (CI_CS=0) 7 EN_ D 0 DPS_ D 6 EN_ B2R 0 0 5 EN_ B1R 0 4 EN_ B2X 0 3 EN_ B1X 0 EN_ BC1 2 1 CS2-0 CS2-0 CS2-0 0 ADDR R/WRES 50H R/W 50H R/W 51H R/W 80H 52H TRC_CR (CI_CS=1) BCH_ CR EN_D EN_ BC2 reserved DPS_ EN_ D_ D_ D_ CI1 EN_D EN_B2 EN_B1 (CI_CS=0) CI1 DCIC_CR (CI_CS=1) DCI_CR CS2-0 CS2-0 CS2-0 TSS 53H R/W 53H R/W 54H R/W 55H R/W 00H 0 0 EN_ MON 0 0 0 0 0 0 MON_CR DPS SDS1_CR ENS_ ENS_ ENS_ TSS TSS+1 TSS+3 Data Sheet 253 2003-01-30 ISAC-SX PEB 3086 Appendix SDS2_CR ENS_ ENS_ ENS_ TSS TSS+1 TSS+3 IOM_CR STI ASTI MSTI SDS_ CONF MCDA MOR MOX MOSR MOCR MSTA MCONF MDR MRE 0 0 MER MRC 0 0 SPU DIS_ CI_CS TIC_ AW DIS TSS EN_ CLKM DIS_ BCL OD STI 21 ACK 21 STI 21 STI 20 ACK 20 STI 20 STI 11 ACK 11 STI 11 DIS_ IOM STI 10 ACK 10 STI 10 56H R/W 00H 57H R/W 08H 58H 58H R 00H W 00H STOV STOV STOV STOV 21 20 11 10 0 0 0 0 STOV STOV STOV STOV 21 20 11 10 0 0 0 0 59H R/W FFH DIOM_ DIOM_ SDS2_ SDS1_ 5AH R/W 00H INV SDS BCL BCL MCDA11 MCDA10 5BH 5CH 5CH 0 0 0 0 0 0 TOUT TOUT 5DH R FFH R FFH W FFH R 00H MCDA21 MCDA20 MONITOR Receive Data MONITOR Transmit Data MDA MIE 0 0 MAB MXC 0 0 0 0 0 0 0 0 MAC 0 5EH R/W 00H 5FH 5FH R 00H W 00H Interrupt, General Configuration Registers NAME ISTA MASK AUXI AUXM MODE1 Data Sheet 7 ICB ICB 0 1 0 6 0 1 0 1 0 5 ST ST 4 CIC CIC 3 2 1 0 ICD ICD INT0 INT0 ADDR R/WRES 60H 60H 61H 61H 62H R 00H W FFH R 00H W FFH R/W 00H 2003-01-30 AUX TRAN MOS AUX TRAN MOS TIN2 TIN2 TIN1 TIN1 INT1 INT1 EAW WOV EAW WOV 0 WTC1 WTC2 CFS RSS2 RSS1 254 ISAC-SX PEB 3086 Appendix Interrupt, General Configuration Registers NAME MODE2 ID SRES TIMR2 7 0 0 6 0 0 0 5 0 4 0 3 INT_ POL 2 0 1 0 0 PPSDX ADDR R/WRES 63H 64H 64H 65H 66H6FH R/W 00H R 01H W 00H R/W 00H DESIGN RES_ RES_ RES_ RES_ RES_ MON DCH IOM TR RSTO CNT reserved RES_ RES_ CI BCH TMD 0 B-channel HDLC Control Registers Name ISTAB MASKB STARB CMDRB 7 RME RME 6 RPF RPF 5 RFO RFO 0 0 4 XPR XPR 0 0 0 3 0 1 RACI XTF RAC 2 XDU XDU 0 0 0 1 0 1 XACI 0 0 1 0 ADDR R/WRES 70H 70H 71H 71H 72H 73H 74H 0 0 MHA MLA RBC0 0 0 OV RBC11 RAL1 RBC8 75H 76H 76H 77H 77H W 00H W 00H R 00H R 00H W 00H R 10H W FFH R 40H W 00H R/W C0H R/W C0H XDOV XFW RMC RRES XME XRES 0 0 0 ITF MODEB MDS2 MDS1 MDS0 EXMB 1 1 RFBS SRA XCRC RCRC reserved RAH1 RAH2 RBCLB RBCHB RAL1 RBC7 0 RAH1 RAH2 Data Sheet 255 2003-01-30 ISAC-SX PEB 3086 Appendix RAL2 RSTAB TMB RFIFOB XFIFOB VFR 0 RDO 0 CRC 0 RAL2 RAB 0 HA1 0 HA0 0 C/R 0 LA TLP 78H 78H 79H 7AH 7AH 7BH7FH W 00H R 0EH R/W 00H R W B-Channel Receive FIFO B-Channel Transmit FIFO reserved Data Sheet 256 2003-01-30 ISAC-SX PEB 3086 Index A A4SEL bit 190 A5SEL bit 190 A7SEL bit 190 Absolute maximum ratings 229 AC characteristics 233 ACFG1 register 190 ACFG2 register 190 ACKxy bits 206 ACL bit 190 Activation 89 Activation indication - pin ACL 45 Activation LED 45 Activation/deactivation of IOM-2 interface 130 AOE register 192 Appendix 250 Applications 20 AR7-0 bits 192 Architecture 30 ARX register 192 ASTI register 206 Asynchronous awake 132 AT7-0 bits 193 ATX register 193 AUX bit 211 AUXI register 212 Auxiliary interface 133 AUXM register 213 CDA_TSDPxy registers 195 CDAx_CR register 196 CDAxy registers 194 CFS bit 213 CI_CS bit 203 CI1E bit 179 CIC bit 211 CIC1/0 bits 177 CICW bit 179 CIR0 register 177 CIR1 register 179 CIX0 register 178 CIX1 register 179 CLKM bit 203 Clock generation 66 CMDR register 167 CMDRB register 220 CNT bits 172, 217 CODR0 bits 177 CODR1 bits 179 CODX0 bits 178 CODX1 bits 179 Control of layer-1 71 Controller data access 97 CRC bit 175, 226 D D_EN_B2/1 bits 199 D_EN_D bit 199 DC characteristics 230 DCH_INH bit 188 D-channel access control Intelligent NT 126 S-bus D-channel control in LT-T 126 S-bus priority mechanism 123 TIC bus 121 DCI_CR register 199 Deactivation 89 Delay between IOM-2 and S 55 DESIGN bits 216 Device architecture 30 DIM2-0 bits 168 Direct address mode 37 2003-01-30 B BAC bit 178 BAS bit 177 BCH_CR registers 198 BCH_TSDP_BC1/2 registers 195 BUS bit 180 Bus operation modes 37 C C/I channel 119 C/R bit 175, 226 Capacitances 231 Data Sheet 257 ISAC-SX PEB 3086 Index DIS_AW bit 203 DIS_IOM bit 203 DIS_OD bit 203 DIS_TR bit 180 DIS_TX bit 181 DPRIO bit 184 DPS bit 195, 201 DPS_CI1 bit 199 DPS_D bit 198 H HA1/0 bits 226 HDLC controllers Access to IOM channels 151 Data reception 137 Data transmission 146 Extended transparent mode 151 Interrupts 153 Receive frame structure 144 Test functions 154 Transmit frame structure 151 E EA1 bit 174 EA2 bit 174 EAW bit 212 EL1/0 bits 190 Electrical characteristics 229 EN_B2/1R bits 197 EN_B2/1X bits 197 EN_BC2/1 bits 198 EN_BCL bit 203 EN_CI1 bit 199 EN_D bit 197, 198 EN_I0 bit 196 EN_I1 bit 196 EN_ICV bit 180 EN_MON bit 201 EN_O0 bit 196 EN_O1 bit 196 EN_SFSC bit 181 EN_TBM bit 196 ENS_TSSx bits 202 Exchange awake 42 EXLP bit 180 EXMB register 222 EXMD1 register 170 Extended transparent mode 151 External reset input 42 I I/O lines 133 ICB bit 211 ICD bit 211 ICV bit 183 ID register 216 Indirect address mode 37 INT_POL bit 215 INT1/0 bits 212 Intelligent NT 126 Interrupt input 134 Interrupt structure 39 IOM_CR register 203 IOM-2 92 Frame structure (LT) 94 Frame structure (NT) 94 Frame structure (TE) 93 Handler 95 Interface Timing 234 LT-S, LT-T, NT modes 92 Monitor channel 110 TE mode 92 ISTA register 211 ISTAB register 218 ISTAD register 165 ISTATR register 187 ITF bit 170, 222 F FBS bit 190 Features 17 FSYN bit 183 Functional blocks 30 Data Sheet J Jitter 69 258 2003-01-30 ISAC-SX PEB 3086 Index L L1SW bit 180 LA bit 226 LD bit 183, 187 LDD bit 180 LED bit 190 LED output 45 Level detection 63 Logic symbol 19 Looping data 98 LP_A bit 184 LT-T mode 126 M MAB bit 208 MAC bit 210 MASK register 212 MASKB register 219 MASKD register 166 MASKTR register 188 M-Bit synchronisation 52 MCDA register 207 MCDAxy bits 207 MCONF register 210 MDA bit 208 MDR bit 208 MDS2-0 bits 168, 221 MER bit 208 MFEN bit 185, 186 MHA bit 172, 223 Microcontroller interface timing 237 Microcontroller interfaces 32 MIE bit 209 MLA bit 173, 223 MOCR register 209 MODE1 register 213 MODE2 register 215 MODE2-0 bits 188 MODEB register 221 MODED register 168 MON_CR register 201 Monitor channel Error treatment 114 Handshake procedure 111 Interrupt logic 119 Master device 116 Slave device 117 Time-out procedure 118 Monitoring data 102 Monitoring TIC bus 102 MOR register 208 MOS bit 211 MOSR register 208 MOX register 208 MRC bit 209 MRE bit 209 MSTA register 210 MSTI register 206 MSYN bit 185 Multiframe sync timing 242 Multiframe synchronization 52 Multiframing 50 MXC bit 209 O OD7-0 bits 190 OE7-0 bits 192 Oscillator 232 Oscillator clock output 70 OV bit 173, 224 Overview 13 P Package Outlines 248 Parallel microcontroller interface 37 PD bit 184 PDS bit 181 Pin configuration 21 PPSDX bit 215 R RAB bit 175, 226 RAC bit 168, 221 RACI bit 167, 219 RAH1 register 223 259 2003-01-30 Data Sheet ISAC-SX PEB 3086 Index RAH2 register 223 RAL1 register 225 RAL2 register 225 RBC11-8 bits 173, 224 RBC7-0 bits 173, 224 RBCHB register 224 RBCHD register 173 RBCLB register 224 RBCLD register 173 RCRC bit 170, 222 RDO bit 175, 226 Receive PLL 69 Register description 156 RES_xxx bits 216 Reset generation 41 Reset source selection 41 Reset timing 243 RFBS bits 170, 222 RFIFOB register 228 RFIFOD register 164 RFO bit 165, 218 RIC bit 187 RINF bits 183 RLP bit 181 RMC bit 167, 220 RME bit 165, 218 RPF bit 165, 218 RPLL_ADJ bit 181 RRES bit 167, 220 RSS2/1 bits 213 RSTAB register 226 RSTAD register 175 Transceiver enable/disable 64 Transmitter characteristics 58 SA1/0 bits 175 SAP1 register 172 SAP2 register 173 S-bus priority mechanism 123 SCI - serial control interface 33 SCI interface timing 237 SDS 107 SDS_CONF register 207 SDS2/1_BCL bits 207 SDSx_CR registers 202 Serial data strobe 107 SGD bit 181 SGP bit 181 Shifting data 98 SLIP bit 183 Software reset 42 SPU bit 203 SQC bit 187 SQR1-4 bits 185 SQR21-24 bits 186 SQR31-34 bits 186 SQR41-44 bits 187 SQR51-54 bits 187 SQRR1 register 185 SQRR2 register 186 SQRR3 register 187 SQW bit 187 SQX1-4 bits 186 SQX21-24 186 SQX31-34 bits 186 SQX41-44 bits 187 SQX51-54 bits 187 SQXR1 register 186 SQXR2 register 186 SQXR3 register 187 SRA bit 170, 222 SRES register 216 ST bit 211 STARB register 219 STARD register 167 State machine 260 2003-01-30 S S/G bit 128, 177 S/T-Interface 46 Circuitry 60 Coding 48 Delay compensation 63 External protection circuitry 60 Multiframe synchronization 52 Multiframing 50 Receiver characteristics 59 Data Sheet ISAC-SX PEB 3086 Index LT-S mode 80 NT mode 84 TE and LT-T mode 73 STI bit 167 STI register 205 STIxy bits 205, 206 Stop/Go bit 128, 177 STOVxy bits 205, 206 Strobed data clock 107 Subscriber awake 42 SWAP bit 196 Synchronous transfer 103 Transceiver enable/disable 64 Transformer specification 245 TSS bits 195, 202 Typical applications 20 V VALUE bits 172 VFR bit 175, 226 W Watchdog timer 42 WOV bit 212 WTC1/2 bits 213 T TA bit 175 TBA2-0 bits 178 TDDIS bit 184 TEI1 register 174 TEI2 register 174 Test functions 64 Test signals 155 TIC bus 121 TIC_DIS bit 203 Timer 43 Timer 1 44 Timer 2 44 TIMR1 register 172 TIMR2 register 217 TIN2/1 bits 212 TLP bit 177, 227 TMB register 227 TMD bit 217 TMD register 177 TOUT bit 210 TR_CMD register 184 TR_CONF0 register 180 TR_CONF1 register 181 TR_CONF2 register 181 TR_CR register 197 TR_MODE register 188 TR_STA register 183 TR_TSDP_BC1/2 registers 195 TRAN bit 211 Data Sheet X XACI bit 167, 219 XCRC bit 170, 222 XDOV bit 167, 219 XDU bit 165, 218 XFBS bit 170, 222 XFIFOB register 228 XFIFOD register 164 XFW bit 167, 219 XINF bits 184 XME bit 167, 220 XMR bit 165 XPR bit 165, 218 XRES bit 167, 220 XTF bit 167, 220 261 2003-01-30 http://www.infineon.com Published by Infineon Technologies AG |
Price & Availability of ISAC-SPEB2086
 |
|
|
|
|
All Rights Reserved © IC-ON-LINE 2003 - 2022 |
| [Add Bookmark] [Contact Us] [Link exchange] [Privacy policy] |
|
Mirror Sites : [www.datasheet.hk]
[www.maxim4u.com] [www.ic-on-line.cn]
[www.ic-on-line.com] [www.ic-on-line.net]
[www.alldatasheet.com.cn]
[www.gdcy.com]
[www.gdcy.net] |